



Research and Development Technical Report SLCET-TR-85-0442-F

D-A213 259

MM&T FOR VHSIC MULTICHIP PACKAGES

Ron Natali Edwin Case

Texas Instruments Incorporated P.O. Box 655012 Dallas, Texas 75265

September 1989

Final Report for Period September 1985 - September 1989

**DISTRIBUTION STATEMENT** 

Approved for public release; distribution is unlimited.

S ELECTF OCT 11 1989 B

Prepared for ELECTRONICS TECHNOLOGY AND DEVICES LABORATORY

US ARMY
LABORATORY COMMAND
FORT MONMOUTH, NEW JERSEY 07703-5000

89 10 11 042



# Research and Development Technical Report SLCET-TR-85-0442-F

MM&T FOR VHSIC MULTICHIP PACKAGES

Ron Natali Edwin Case

Texas Instruments Incorporated P.O. Box 655012 Dallas, Texas 75265

September 1989

Final Report for Period September 1985 - September 1989

DISTRIBUTION STATEMENT

Approved for public release; distribution is unlimited.

Prepared for ELECTRONICS TECHNOLOGY AND DEVICES LABORATORY

US ARMY LABORATORY COMMAND FORT MONMOUTH, NEW JERSEY 07703-5000

# NOTICES

#### Disclaimer

The citation of trade names and names of manufacturers in this report is not to be construed as official Government indorsement or approval of commercial products or services referenced herein.

#### Destruction Notice

Destroy this report when it is no longer needed. Do not return it to the originator.

For classified documents, follow the procedures in DoD 5200.22-M, Industrial Security Manual, Section II-19, or DoD 5200.1-R, Information Security Program Regulation, Chapter IX. For unclassified, limited documents, destroy by any method that will prevent disclosure of contents or reconstruction of the document.

UNCLASSIFIED

SECURITY CLASSIFICATION	

SCCOMMY CO	ASSIFICATION	OF THIS PAGE					<b>.</b>	
<u>L</u>		REPORT I	DOCUMENTATIO	N PAGE		_	Form Approved OMB No. 0704-0	
la. REPORT : Unclas	SECURITY CLAS	SSIFICATION		16. RESTRICTIVE	MARKINGS			
		ON AUTHORITY		3. DISTRIBUTION				
26. DECLASSI	FICATION/DO	WNGRADING SCHEDU	LE	Approved for is unlimited		elease;	distributio	n
4. PERFORMI	NG ORGANIZA	TION REPORT NUMBE	R(S)	S. MONITORING		PORT NU	MBER(S)	
				SLCET-T	R-85-0442-F			1
•	_	ORGANIZATION	6b. OFFICE SYMBOL (If applicable)	7a. NAME OF MO US Army Lab			ARCOM)	
		, Incorporated		Electronics	Technology	and De	vices Labora	atory
6c ADDRESS P.O. BOX	(City, State, a	nd ZIP Code)		76. ADDRESS (Cit) ATTN: SLCE		ode)		
	Texas 75	265		Fort Monmou		03-5000	)	!
Ba. NAME OF ORGANIZ	FUNDING/SP	ONSORING	8b. OFFICE SYMBOL (If applicable)	9. PROCUREMENT	INSTRUMENT IDE	NTIFICATI	ON NUMBER	
		-	(ii application)	DAAL01	-85-C-0442		•	
8c. ADDRESS	City, State, an	d ZIP Code)		10. SOURCE OF FL				
				PROGRAM ELEMENT NO.	PROJECT NO.	NO.	ACCESSIO	N NO.
11 POPLE (1 -				7.80.11.A	DE 50	40	· N/A	
11. THUE (INC	lude Security (		C MULTICHIP PAC	KAGES (U)				
12. PERSONAL	AUTHOR(S)	Ron Natali, E	dwin Case	······································				
13a. TYPE OF Final	REPORT Report	13b. TIME CO	DVERED D 85 TO Sep 89	14. DATE OF REPOR	IT (Year, Month, Dotember 20	(ay) 15.	PAGE COUNT 369	
16. SUPPLEME	NTARY NOTA							
17.	COSATI	CODES	18. SUBJECT TERMS (	Continue on reverse	if necessary and	identify b	y block number)	
FIELD	GROUP	SUB-GROUP	VHSIC; Multich	ip Packages;	Chip Interc			С
09	01		Package; Multi	layer Ceramic				
19. ABSTRACT	(Continue on	reverse if necessary a	and identify by block n	ımber)				
The	objectiv	e of the LABC	OM Multichip Pa	ckaging progr	am was to d	avalon		ł
Uei	metic cer	ramic packages	suitable for i	nterconnectio	n of up to	nine V	HSIC	ſ
chi	lps operat	ing at 100 MH	z clock rates. gn (196 I/O) ac	Two Dackages	have been	deston	<b>a</b> d	1
the	other (3	308 I/O) accom	modated 5-9 VHS	IC devices.	A populated	196 T	/0	
que	ed SRAM mo	odule has been	delivered and	also five (5)	each unnon	hatafu	196	
and rel	lative to	packages. Al	l electrical te and module hav	sting, data f a baan daliwa	ixtures, me	thods,	etc.	
cor	tractual	requirements.			her tile	T		
The	program	was divided i	into three phase	s. Phase I,	originally	schedu	ıled	
to	complete	Sept. '87, was	put on an acce	lerated sched	dule and con	pleted	(conte	d)
		LITY OF ABSTRACT	T	21. ABSTRACT SECU		ION		
220 NAME OF	RESPONSIBLE		T. DTIC USERS	Unclassifie 226, TELEPHONE (In	clude Area Code)	22c. Off	ICE SYMBOL	
Owen P	. Layden			(201) 544-2			CET-IB	

DD Form 1473, JUN 86

Previous editions are obsolete.

SECURITY CLASSIFICATION OF THIS PAGE UNCLASSIFIED

#### SECURITY CLASSIFICATION OF THIS PAGE

#### 19. ABSTRACT (contd)

December 31, 1986. It included design and fabrication of both package types in prototype quantities, selection of appropriate interconnect schemes, and full electrical evaluation of a populated four chip module. Also included was a survey of VHSIC community packaging requirements and development of domestic sources for package production. Phase III was scheduled to complete the project with a demonstration of limited production capability.

The total Phase I efforts represent a consolidation of responses from sixteen VHSIC contractors. The survey included factors such as package types, lead pitch, interconnects, sealing requirements, and method(s) of die attach. The packages and populated module were designed and fabricated with the survey responses taken into consideration. Through the joint effort of Texas Instruments and Interamics, Interamics was successful in delivering the needed 196 and 308 I/O packages. A VHSIC SRAM circuit was selected to prove interconnect feasibility. An alumina thick film substrate was fabricated to contain the four VHSIC SRAMS. TAB bonding was chosen as the method of die attach since single chip TAB Bonding gives the versatility of pretesting prior to mounting. Once the four chips were mounted to the substrate, the SRAM/substrate combination was electrically tested for functionality.

After sealing, the completed module was subjected to final electrical testing. This testing was witnessed by LABCOM Engineering. Due to the accelerated schedule, parallel efforts were initiated to complete packages and interconnect evaluations. These evaluations included transmission characteristics, insertion and return losses, cross talk, inductance, shunt capacitances and resistances. Power plane analysis was also performed to determine ground network resistances, maximum current capability and transient isolation. This report contains the results of the evaluation as well as package models, thermal analysis and propagation photographs.

Texas Instruments was successful in completing an environmental package evaluation, SRAM Module Analysis, CTE measurements on the packages and a package yield enhancement program, all of which are included in this report. A source for the 196 and 308 I/O packages has been established and is now available from Interamics, Inc., San Diego, CA.

## TABLE OF CONTENTS

SECTION II - MECHANICAL DESIGN SUMMARY  2.0 PREFACE 2.1 DESIGN SUMMARY 2.1.1 Contractual Requirements 2.1.2 Introduction 2.1.3 Survey Responses 2.1.4 Package Design 2.1.5 Lid Design 2.1.6 Socket and Extraction Tool Design 2.1.7 Lead Form and Clip Tool Design 2.1.7 Lead Form and Clip Tool Design 3.1 CONTRACTUAL REQUIREMENTS 3.2 THICK-FILM INTERCONNECT DESIGN 3.2.1 Circuit Definition 3.2.2 Recognition of Special Limitations 3.2.3 Artwork Generation 3.2.4 Film Reduction 3.2.4 Film Reduction 3.3.1 Screen Fabrication 3.3.2 Screen Print 3.3.3 Laser Scribe and Break 3.4.4 TAB TAPE ASSEMBLY NTIS GRARI 3.4.1 Wafer Inspection 3.4.2 Metallization 3.4.3 Photoresist 3.4.4 Exposure and Development 3.4.5 Inspection of the Photoresist 3.4.6 Gold Bump Plating 3.4.7 Photoresist Strip  Distribution/ 2 Distribution/ 3 Distribution/	Section	<u>Title</u>		Page
SECTION II - MECHANICAL DESIGN SUMMARY  2.0 PREFACE 2.1 DESIGN SUMMARY 2.1.1 Contractual Requirements 2.1.2 Introduction 2.1.3 Survey Responses 2.1.4 Package Design 2.1.5 Lid Design 2.1.6 Socket and Extraction Tool Design 2.1.7 Lead Form and Clip Tool Design 2.1.7 Lead Form and Clip Tool Design 3.1 CONTRACTUAL REQUIREMENTS 3.2 THICK-FILM INTERCONNECT DESIGN 3.2.1 Circuit Definition 3.2.2 Recognition of Special Limitations 3.2.3 Artwork Generation 3.2.4 Film Reduction 3.2.4 Film Reduction 3.3.1 Screen Fabrication 3.3.2 Screen Print 3.3.3 Laser Scribe and Break 3.4.4 TAB TAPE ASSEMBLY NTIS GRARI 3.4.1 Wafer Inspection 3.4.2 Metallization 3.4.3 Photoresist 3.4.4 Exposure and Development 3.4.5 Inspection of the Photoresist 3.4.6 Gold Bump Plating 3.4.7 Photoresist Strip  Distribution/ 2 Distribution/ 3 Distribution/		SECTION I - PROJECT S	UMMARY/STATUS	
2.0 PREFACE  2.1 DESIGN SUMMARY  2.1.1 Contractual Requirements  2.1.2 Introduction  2.1.3 Survey Responses  2.1.4 Package Design  2.1.5 Lid Design  2.1.6 Socket and Extraction Tool Design  2.1.7 Lead Form and Clip Tool Design  3.0 INTRODUCTION  3.1 CONTRACTUAL REQUIREMENTS  3.2 THICK-FILM INTERCONNECT DESIGN  3.2.1 Circuit Definition  3.2.2 Recognition of Special Limitations  3.2.3 Artwork Generation  3.2.4 Film Reduction  3.3.1 Screen Fabrication  3.3.1 Screen Fabrication  3.3.2 Screen Fabrication  3.3.3 Laser Scribe and Break  3.4 TAB TAPE ASSEMBLY  3.4.1 Wafer Inspection  3.4.2 Metallization  3.4.3 Photoresist  3.4.4 Exposure and Development  3.4.5 Inspection of the Photoresist  3.4.6 Gold Bump Plating  2 Authablity Codes  2 Authablity Codes  3 Authablity Codes  4 Authablity Codes  5 Authablity Codes				1 3
2.1   DESIGN SUMMARY   2.1.1   Contractual Requirements   2.1.2   Introduction   2.1.3   Survey Responses   2.1.4   Package Design   2.1.5   Lid Design   1   2.1.6   Socket and Extraction Tool Design   1   2.1.7   Lead Form and Clip Tool Design   1   SECTION III - PROCESS SUMMARY   3.0   INTRODUCTION   1   SECTION III - PROCESS SUMMARY   3.1   CONTRACTUAL REQUIREMENTS   1   3.2   THICK-FILM INTERCONNECT DESIGN   1   3.2.1   Circuit Definition   1   3.2.2   Recognition of Special Limitations   1   3.2.3   Artwork Generation   3   3.2.4   Film Reduction   1   3.3.1   Screen Fabrication   3.3.1   Screen Fabrication   3.3.2   Screen Print   3.3.3   Laser Scribe and Break   Accession For   1   3.3.3   Laser Scribe and Break   Accession For   1   3.4.1   Wafer Inspection   DTIC TAB		SECTION II - MECHANICAL	DESIGN SUMMARY	
3.0 INTRODUCTION  3.1 CONTRACTUAL REQUIREMENTS  3.2 THICK-FILM INTERCONNECT DESIGN  3.2.1 Circuit Definition  3.2.2 Recognition of Special Limitations  3.2.3 Artwork Generation  3.2.4 Film Reduction  3.3.1 Screen Fabrication  3.3.1 Screen Fabrication  3.3.2 Screen Print  3.3.3 Laser Scribe and Break  3.4 TAB TAPE ASSEMBLY  3.4.1 Wafer Inspection  3.4.2 Metallization  3.4.2 Metallization  3.4.3 Photoresist  3.4.4 Exposure and Development  3.4.5 Inspection of the Photoresist  3.4.6 Gold Bump Plating  3.4.7 Photoresist Strip  Availability Codes	2.1 2.1.1 2.1.2 2.1.3 2.1.4 2.1.5 2.1.6	DESIGN SUMMARY Contractual Requirements Introduction Survey Responses Package Design Lid Design Socket and Extraction Tool Desi	gn	8 8 8 9 9 15 16
3.1 CONTRACTUAL REQUIREMENTS  3.2 THICK-FILM INTERCONNECT DESIGN  3.2.1 Circuit Definition  3.2.2 Recognition of Special Limitations  3.2.3 Artwork Generation  3.2.4 Film Reduction  3.3 THICK-FILM INTERCONNECT FABRICATION  3.3.1 Screen Fabrication  3.3.2 Screen Print  3.3.3 Laser Scribe and Break  3.4 TAB TAPE ASSEMBLY  3.4.1 Wafer Inspection  3.4.2 Metallization  3.4.2 Metallization  3.4.3 Photoresist  3.4.4 Exposure and Development  3.4.5 Inspection of the Photoresist  3.4.6 Gold Bump Plating  3.4.7 Photoresist Strip  Availability Codes  2		•	SS SUMMARY	
3.4.8 Gold Etching 3.4.9 Ti/W Etching 3.4.10 Wafer Mounting 3.4.11 Wafer Dicing 3.4.12 Inspection of Diced Chips 3.4.13 Interlead Bonding	3.1 3.2 3.2.1 3.2.2 3.2.3 3.2.4 3.3 3.3.1 3.3.2 3.3.3 3.4.1 3.4.2 3.4.3 3.4.4 3.4.5 3.4.6 3.4.7 3.4.8 3.4.9 3.4.10 3.4.11 3.4.12 3.4.13	CONTRACTUAL REQUIREMENTS THICK-FILM INTERCONNECT DESIGN Circuit Definition Recognition of Special Limitati Artwork Generation Film Reduction THICK-FILM INTERCONNECT FABRICA Screen Fabrication Screen Print Laser Scribe and Break TAB TAPE ASSEMBLY Wafer Inspection Metallization Photoresist Exposure and Development Inspection of the Photoresist Gold Bump Plating Photoresist Strip Gold Etching Ti/W Etching Wafer Mounting Wafer Dicing Inspection of Diced Chips Interlead Bonding	Accession For  NTIS GRA&I DTIC TAB Un/uncounced Justification  By Distribution/ Availability Codes	18 18 18 18 19 19 19 19 19 20 20 20 20 21 21 21 22 22 22 22 23 23

Section	<u>Title</u>	Page
3.4.18	Die Mount	24
3.4.19	Outerlead Bonding	24
3.4.20	Outerlead Bond Inspection	24
3.5	MODULE ASSEMBLY	25
3.5.1	Substrate Mount	25
3.5.2	Wire Bonding	25
3.5.3	Wire Bond Inspection	25
3.5.4	Bond Strength	25
3.5.5	Preseal Electrical Test	25
3.5.6	Package Seal	25
3.5.7	Visual Mechanical	25
3.5.8	Final Electrical	25
	SECTION IV - TEST RESULTS	
4.0	INTRODUCTION	26
4.1	CONTRACTUAL REQUIREMENTS	26
4.2	SUMMARY OF TEST SEQUENCE	27
4.3	EXPLANATION OF SENTRY 21 SRAM TEST RESULTS	27
4.3.1	Introduction	27
4.3.2	Header	27
4.3.3	Address Byte Pair Search	30
4.3.4	Failure List	30
4.3.5	Footer	31
4.4	DATA LOG EXAMPLES	31
4.4.1	Bin 1, Continuity Failure	31
4.4.2 4.4.3	Bin 2, Power Trips	32
4.4.4	Bin 3, $I_{dd} > 80 \text{ mA}$	32
4.4.5	Bin 4, I <sub>dd</sub> < 2 mA	33
4.4.6	Bin 5, Pipe Bit Bad Bin 6, Not Used	33 34
4.4.7	Bin 7, Fall March Pattern	34
4.4.8	Bin 8, CNRAM Bit(s) Bad	34
4.4.9	Bin 9, Pass March Pattern	34
4.4.10	Bin 10, More Than Two Bits Bad on Row 0	34
4.4.11	Bin 11, Repairable	36
4.4.12	Bin 12, Catastrophic Failure	37
4.5	FUNCTIONAL TEST DATA FOR DELIVERED MODULE	38
4.5.1	First Substrate Level Functional Test	40
4.5.2	Second Substrate Level Functional Test, LABCOM Witness	44
4.5.3	Unsealed Package Test	48
4.5.4	Final Test of Sealed Package	52
4.6	8K X 9 SRAM TESTING - FINAL YIELD DATA	56
4.6.1	Lot 11300 - all bars are on 3M TAB tape	56
4.6.2	Lot 11838 - all bars are on IMI TAB tape	56
4.6.3	Overall Yield	56
4.7	CHARACTERIZATION TESTING	57
4.7.1	Contractual Requirements	57
4.7.2	Summary of Test Sequence	57

4.8 ELECTRICAL CHARACTERIZATION AND MODEL 4.8.1 Introduction 57 4.8.2 Physical Characteristics 58 4.8.3 TOUCHSTONE Distributed Element Model 67 4.8.4 HP8510 Network Analyser Measurements 70 4.8.5 Clock Signal Measurements 73 4.8.6 Cross Talk 73 4.8.6 Cross Talk 74 75 76 77 78 78 79 79 79 79 79 79 79 79 79 79 79 79 79	<u>Section</u>	<u>Title</u>	<u>Page</u>	
4.8.2 Physical Characteristics		ELECTRICAL CHARACTERIZATION AND MODEL	57	
4.8.3 TOÜCHSTONE Distributed Element Model 4.8.4 HP8510 Network Analyzer Measurements 70 4.8.5 Clock Signal Measurements 73 4.8.6 Cross Talk 76 4.8.7 R-L-C Circuit Model 78 4.8.8 Conclusions and Comments 87 4.9 196-PIN PACKAGE POWER AND GROUND PLANE CHARACTERIZATION 89 4.9.1 Cold Start Power-Up Test 90 4.9.2 Package Power Plane Tests 91 4.9.3 Low-Courrent Voltage Drop Test 98 4.9.4 Infrared Analysis 99 4.9.5 Maximum Current Delivery Test 90 4.10 POWER AND GROUND NETWORK RESISTANCE MODEL 109 4.10.1 Calculations of Structure Resistances 109 4.10.2 Resistance Data  SECTION V - 883 PACKAGE - LID EVALUATIONS  5.0 INTRODUCTION 5.1 SUMMARY OF TEST SEQUENCE 5.2 PHYSICAL DIMENSIONS 5.2.1 Physical Dimension - Packages 117 5.2.2 Physical Dimensions - Lids 5.2.3 SOLDERABILITY 5.3.1 Introduction 123 5.3.2 Results 5.4 THERMAL SHOCK 123 5.3.1 Introduction 123 5.4.2 Results 5.5 STABILIZATION BAKE 124 5.5.1 Introduction 123 5.4.2 Results 124 5.5.1 Introduction 125 6.6.2 Results 126 6.6.1 Introduction 127 5.7.1 Introduction 128 5.7 HERMETICITY 129 5.7.1 Introduction 120 5.8.2 Results 124 5.5.3 PACKAGE ISOLATION 125 5.8.2 Results 126 5.9.1 Introduction 127 5.8.2 Results 128 5.9.1 Introduction 129 5.8.2 Results 120 5.9.2 Results 121 5.9.2 Results 125 5.9.1 Introduction 125 5.9.2 Results 126 5.9.2 Results 127 5.9.2 Results 128 5.9.1 Introduction 129 5.9.2 Results 120 5.9.2 Results 121 5.9.2 Results 122 5.9.3 Introduction 125 5.9.1 Introduction 125 5.9.2 Results 126 5.9.1 Introduction 127 5.9.2 Results 128 5.9.1 Introduction 129 5.9.2 Results 120 5.9.2 Results 121 5.9.2 Results 125 5.9.1 Introduction 125 5.9.2 Results 126 5.9.2 Results 127 5.9.3 Introduction 128 5.9.1 Introduction 129 5.9.2 Results 120 5.9.2 Results 120 5.9.2 Results 120 5.9.2 Results 121 5.9.2 Results 122 5.9.3 Introduction 125 5.9.1 Introduction 126 5.9.2 Results 127 5.9.1 Introduction 127 5.9.2 Results 128 5.9.1 Introduction 129 5.9.2 Results 120 5.9.2 Results 120 5.9.3 Results 120 5.9.2 Results 120 5.9.2 Results 120 5.9.2 Results 120 5.9.2 Results 120 5.9.3 Resu		Introduction	57	
4.8.4 HP8510 Network Analyzer Measurements 70 4.8.5 Clock Signal Measurements 77 4.8.6 Cross Talk 76 4.8.7 R-L-C Circuit Model 78 4.8.8.7 R-L-C Circuit Model 78 4.8.8.9 196-PIN PACKAGE POWER AND GROUND PLANE CHARACTERIZATION 89 4.9.1 Cold Start Power-Up Test 90 4.9.2 Package Power Plane Tests 93 4.9.3 Low-Current Voltage Drop Test 98 4.9.4 Infrared Analysis 100 4.10.1 POWER AND GROUND NETWORK RESISTANCE MODEL 109 4.10.1 Calculations of Structure Resistances 109 4.10.1 Calculations of Structure Resistances 109 4.10.2 Resistance Data 109 4.10.1 SUMMARY OF TEST SEQUENCE 115 5.1 SUMMARY OF TEST SEQUENCE 115 5.2.1 Physical Dimension - Packages 117 5.2.2 Physical Dimension - Packages 117 5.2.2 Physical Dimension - Packages 117 5.3.3 SOLDERABILITY 123 5.3.1 Introduction 123 5.3.2 Results 123 5.4 THERMAL SHOCK 123 5.4.1 Introduction 123 5.5.4 THERMAL SHOCK 123 5.4.1 Introduction 123 5.5.5 STABILIZATION BAKE 124 5.5.1 Introduction 124 5.5.6 LEAD INTEGRITY 124 5.6.1 Introduction 124 5.6.2 Results 124 5.7 HERMETICITY 124 5.7.1 Introduction 125 5.8.1 Introduction 125 5.8.2 Results 124 5.7 HERMETICITY 124 5.6.1 Introduction 125 5.8.2 Results 124 5.7 HERMETICITY 124 5.8.1 Introduction 125 5.8.2 Results 124 5.9.3 HORDOWN 125 5.8.1 Introduction 125 5.8.2 Results 124 5.9.4 RESULTS 125 5.9 MOISTURE RESISTANCE 125 5.9.1 Introduction 125 5.8.1 Introduction 125 5.8.2 Results 125 5.9 MOISTURE RESISTANCE 125 5.9.1 Introduction 125 5.8.1 Introduction 125 5.8.2 Results 125 5.9 MOISTURE RESISTANCE 125 5.9.1 Introduction 125 5.9.2 Results 126 5.9.2 Results 126 5.9.1 Introduction 125 5.9.2 Results 126 5.9.2 Results 126 5.9.1 Introduction 125 5.9.2 Results 126 5.9.2 Results 126 5.9.1 Introduction 125 5.9.2 Results 126 5.9.2 Results 126 5.9.1 Introduction 125 5.9.2 Results 126 5.9.1 Introduction 125 5.9.2 Results 126 5.9.1 Introduction 125 5.9.2 Results 126 5.9.2 Results 126 5.9.3 Introduction 126 5.9.2 Results 126 5.9.1 Introduction 126 5.9.2 Results 126 5.9.3 Introduction 126 5.9.3 Introduction 126 5.9.2 Results 126 5.9.3 Introduction 126	4.8.2	Physical Characteristics	58	
4.8.5 Clock Signal Measurements 4.8.6 Cross Talk 4.8.7 R-L-C Circuit Model 4.8.8 Conclusions and Comments 4.9.1 196-PIN PACKAGE POWER AND GROUND PLANE CHARACTERIZATION 89 4.9.1 Cold Start Power-Up Test 4.9.2 Package Power Plane Tests 93 4.9.3 Low-Current Voltage Drop Test 4.9.5 Maximum Current Delivery Test 4.10 POWER AND GROUND NETWORK RESISTANCE MODEL 109 4.10.1 Calculations of Structure Resistances 109 4.10.2 Resistance Data  SECTION V - 883 PACKAGE - LID EVALUATIONS  5.0 INTRODUCTION 5.1 SUMMAXY OF TEST SEQUENCE 5.2 PHYSICAL DIMENSIONS 117 5.2.1 Physical Dimension - Packages 117 5.2.2 Physical Dimensions - Lids 123 5.3.1 Introduction 123 5.3.2 Results 5.4 THERMAL SHOCK 123 5.4.1 Introduction 123 5.5.5 STABILIZATION BAKE 124 5.5.5 STABILIZATION BAKE 125 5.6 LEAD INTEGRITY 126 5.6.1 Introduction 127 5.7 HERMETICITY 128 5.7 HERMETICITY 129 5.7.1 Introduction 124 5.7.2 Results 125 5.8 PACKAGE ISOLATION 125 5.9 MOISTURE RESISTANCE 125 5.9 MOISTURE RESISTANCE 125 5.9 MOISTURE RESISTANCE 126 5.9.1 Introduction 127 5.8.2 Results 128 5.9 MOISTURE RESISTANCE 129 5.9.2 Results 120 5.9.1 Introduction 125 5.9.2 Results 126 5.9.2 Results 127 5.9.1 Introduction 125 5.9.2 Results 126 5.9.1 Introduction 127 5.9.2 Results 128 5.9.1 Introduction 129 5.9.2 Results 120 5.9.2 Results 121 5.9.1 Introduction 125 5.9.2 Results 126 5.9.1 Introduction 127 5.9.2 Results 128 5.9.1 Introduction 129 5.9.2 Results 120 5.9.1 Introduction 125 5.9.2 Results 126 5.9.1 Introduction 127 5.9.2 Results 128 5.9.1 Introduction 129 5.9.2 Results 120 5.9.1 Introduction 120 5.9.2 Results 120 5.9.1 Introduction 121 5.9.2 Results 120 5.9.1 Introduction 121 5.9.2 Results 5.9.1 Introduction 125 5.9.2 Results	4.8.3	TOUCHSTONE Distributed Element Model	67	
4.8.6 Cross Talk 4.8.7 R-L-C Circuit Model 4.8.8 Conclusions and Comments 4.9 196-PIN PACKAGE POWER AND GROUND PLANE CHARACTERIZATION 89 4.9.1 Cold Start Power-Up Test 90 4.9.2 Package Power Plane Tests 93 4.9.3 Low-Current Voltage Drop Test 98 4.9.4 Infrared Analysis 100 4.9.5 Maximum Current Delivery Test 106 4.10 POWER AND GROUND NETWORK RESISTANCE MODEL 109 4.10.1 Calculations of Structure Resistances 109 4.10.2 Resistance Data  SECTION V - 883 PACKAGE - LID EVALUATIONS  5.0 INTRODUCTION 5.1 SUMMARY OF TEST SEQUENCE 5.2 PHYSICAL DIMENSIONS 115 5.2 Physical Dimension - Packages 117 5.2.2 Physical Dimensions - Lids 120 5.3 SOLDERBILITY 123 5.3.1 Introduction 123 5.3.2 Results 124 5.4 THERMAL SHOCK 123 5.4.1 Introduction 123 5.4.2 Results 124 5.5.5 STABILIZATION BAKE 124 5.5.1 Introduction 125 5.5.2 Results 126 5.6 LEAD INTEGRITY 127 5.6.1 Introduction 128 5.7 HERMETICITY 129 5.7.1 Introduction 120 5.7.2 Results 124 5.6.3 FACKAGE ISOLATION 125 5.7.3 Results 126 5.7.4 HERMETICITY 127 5.7.1 Introduction 128 5.7.2 Results 129 5.7.3 Results 120 5.7.3 Results 121 5.7.4 RERMETICITY 124 5.6.5 LEAD INTEGRITY 125 5.7.1 Introduction 125 5.7.2 Results 126 5.7.2 Results 127 5.7.1 Introduction 127 5.7.2 Results 128 5.7.3 Introduction 129 5.8.1 Introduction 125 5.8.2 Results 126 5.9 MOISTURE RESISTANCE 127 5.9.1 Introduction 125 5.9.2 Results 126 5.9.2 Results 127 5.9.1 Introduction 125 5.9.2 Results 126 5.9.1 Introduction 127 5.9.2 Results 128 5.9.1 Introduction 129 5.9.2 Results 120 5.9.2 Results 121 5.9.2 Results 122 5.9.3 RESULTS 123 5.9.1 Introduction 125 5.9.2 Results 126 5.9.2 Results 127 5.9.3 RESULTS 128 5.9.1 Introduction 129 5.9.2 Results 5.9.1 Introduction 125 5.9.2 Results 5.9.3 RESULTS 5.9.1 Introduction 126 5.9.2 Results 5.9.1 Introduction 126 5.9.2 Results	4.8.4	HP8510 Network Analyzer Measurements	70	
4.8.6 Cross Talk 4.8.7 R.L-C Circuit Model 7.8 4.8.8 Conclusions and Comments 8.7 4.9.1 196-PIN PACKAGE POWER AND GROUND PLANE CHARACTERIZATION 8.9 4.9.1 Cold Start Power-Up Test 9.0 4.9.2 Package Power Plane Tests 9.3 4.9.3 Low-Current Voltage Drop Test 9.8 4.9.4 Infrared Analysis 100 4.9.5 Maximum Current Delivery Test 106 4.10.1 Calculations of Structure Resistance MODEL 109 4.10.1 Calculations of Structure Resistances 109 4.10.2 Resistance Data  SECTION V - 883 PACKAGE - LID EVALUATIONS  5.0 INTRODUCTION 5.1 SUMMARY OF TEST SEQUENCE 115 5.2 PHYSICAL DIMENSIONS 117 5.2.1 Physical Dimension - Packages 117 5.2.2 Physical Dimensions - Lids 120 5.3.1 Introduction 123 5.3.1 Introduction 123 5.3.2 Results 123 5.4.1 Introduction 123 5.4.2 Results 124 5.5.5 STABILIZATION BAKE 125 5.5 STABILIZATION BAKE 126 5.5.1 Introduction 127 5.6.1 Introduction 128 5.7 HERMEL SHOCK 129 5.7.1 HERMETICITY 124 5.7.2 Results 125 5.7.3 Results 126 5.7.4 RERUITS 127 5.7.1 Introduction 128 5.7.2 Results 129 5.7.2 Results 120 5.7.3 Results 121 5.7.3 RESULTS 124 5.7.1 Introduction 125 5.8.1 Introduction 126 5.9.2 Results 127 5.9.1 Introduction 125 5.9.1 Introduction 125 5.9.2 Results 126 5.9.1 Introduction 127 5.9.2 Results 128 5.9.1 Introduction 125 5.9.2 Results 126 5.9.1 Introduction 127 5.9.2 Results 128 5.9.1 Introduction 129 5.9.2 Results 120 5.9.2 Results 121 5.9.1 Introduction 125 5.9.2 Results 126 5.9.1 Introduction 127 5.9.2 Results 128 5.9.3 ROUSTURE RESISTANCE 129 5.9.1 Introduction 125 5.9.2 Results 126 5.9.2 Results 127 5.9.1 Introduction 125 5.9.2 Results 126 5.9.1 Introduction 127 5.9.2 Results 128 5.9.1 Introduction 129 5.9.2 Results 5.9.1 Introduction	4.8.5		73	
4.8.8   Conclusions and Comments   4.9   196-PIN PACKAGE POWER AND GROUND PLANE CHARACTERIZATION   89   4.9.1   Cold Start Power-Up Test   90   4.9.2   Package Power Plane Tests   93   4.9.3   Low-Current Voltage Drop Test   98   4.9.4   Infrared Analysis   100   4.9.5   Maximum Current Delivery Test   106   4.10   POWER AND GROUND NETWORK RESISTANCE MODEL   109   4.10.1   Calculations of Structure Resistances   109   4.10.2   Resistance Data   109   SECTION V - 883 PACKAGE - LID EVALUATIONS   115   5.1   SUMMARY OF TEST SEQUENCE   115   5.2   PHYSICAL DIMENSIONS   117   5.2.2   Physical Dimension - Packages   117   5.2.2   Physical Dimension - Lids   120   123   130	4.8.6		76	
4.9 196-PIN PACKAGE POWER AND GROUND PLANE CHARACTERIZATION 89 4.9.1 Cold Start Power-Up Test 99. 4.9.2 Package Power Plane Tests 98 4.9.3 Low-Current Voltage Drop Test 98 4.9.4 Infrared Analysis 100 4.10 POWER AND GROUND NETWORK RESISTANCE MODEL 109 4.10.1 Calculations of Structure Resistances 109 4.10.2 Resistance Data 109  SECTION V - 883 PACKAGE - LID EVALUATIONS  5.0 INTRODUCTION 115 5.1 SUMMARY OF TEST SEQUENCE 115 5.2 PHYSICAL DIMENSIONS 117 5.2.1 Physical Dimensions - Packages 117 5.2.2 Physical Dimensions - Lids 120 5.3 SOLDERABILITY 123 5.3.1 Introduction 123 5.3.2 Results 123 5.4.1 Introduction 123 5.4.2 Results 123 5.4.1 Introduction 123 5.5.5 STABILIZATION BAKE 124 5.5.5 STABILIZATION BAKE 124 5.5.6 LEAD INTEGRITY 124 5.6.1 Introduction 124 5.6.2 Results 124 5.6.3 REMEMBER 124 5.6.1 Introduction 124 5.6.2 Results 124 5.5.3 Introduction 124 5.5.4 THERMAL SHOCK 124 5.5.5 RESULTS 124 5.5.5 STABILIZATION BAKE 124 5.5.5 STABILIZATION BAKE 124 5.5.6 LEAD INTEGRITY 124 5.6.1 Introduction 124 5.6.2 Results 125 5.7 HERMETICITY 124 5.6.1 Introduction 125 5.7.2 Results 126 5.8 PACKAGE ISOLATION 125 5.8 PACKAGE ISOLATION 125 5.8 PACKAGE ISOLATION 125 5.8 PACKAGE ISOLATION 125 5.9 Introduction 125 5.9 Introduction 125 5.9 Results 126 5.10 SALT ATMOSPHERE 126 5.10 Introduction 126	4.8.7	R-L-C Circuit Model	78	
4.9. 196-PIN PACKAGE POWER AND GROUND PLANE CHARACTERIZATION 89 4.9.1 Cold Start Power-Up Test 99 4.9.2 Package Power Plane Tests 98 4.9.3 Low-Current Voltage Drop Test 98 4.9.5 Maximum Current Delivery Test 106 4.10 POWER AND GROUND NETWORK RESISTANCE MODEL 109 4.10.1 Calculations of Structure Resistances 109 4.10.2 Resistance Data 109 5.0 INTRODUCTION 115 5.1 SUMMARY OF TEST SEQUENCE 115 5.2 PHYSICAL DIMENSIONS 117 5.2.1 Physical Dimensions - Packages 117 5.2.2 Physical Dimensions - Lids 120 5.3 SOLDERABILITY 123 5.3.1 Introduction 123 5.3.2 Results 123 5.4.1 Introduction 123 5.4.2 Results 123 5.5.4 THERMAL SHOCK 123 5.4.1 Introduction 123 5.4.2 Results 124 5.5.5 STABILIZATION BAKE 124 5.5.5 STABILIZATION BAKE 124 5.5.6 LEAD INTEGRITY 124 5.6.1 Introduction 124 5.6.2 Results 124 5.7.1 Introduction 124 5.7.2 Results 124 5.5.3 REMEMBER 124 5.5.4 Introduction 124 5.5.5 Results 124 5.5.7 HERMECRITY 124 5.5.8 PACKAGE ISOLATION 125 5.7.1 Introduction 124 5.8.2 Results 125 5.9 MOISTURE RESISTANCE 125 5.9.1 Introduction 125 5.9.2 Results 126 5.10 SALT ATMOSPHERE 126 5.10.1 Introduction 126 5.10 Introduction 126	4.8.8	Conclusions and Comments	87	
4.9.2       Package Power Plane Tests       93         4.9.3       Low-Current Voltage Drop Test       98         4.9.4       Infrared Analysis       100         4.9.5       Maximum Current Delivery Test       106         4.10       POWER AND GROUND NETWORK RESISTANCE MODEL       109         4.10.2       Resistance Data       109         SECTION V - 883 PACKAGE - LID EVALUATIONS         SECTION V - 883 PACKAGE - LID EVALUATIONS         5.0       INTRODUCTION       115         5.1       SUMMARY OF TEST SEQUENCE       115         5.2       PHYSICAL DIMENSIONS       117         5.2.1       Physical Dimensions - Lids       120         5.3       SOLDERABILITY       123         5.3.1       Introduction       123         5.3.2       Results       123         5.4       THERMAL SHOCK       123         5.4.1       Introduction       123         5.4.2       Results       124         5.5.5       STABILIZATION BAKE       124         5.5.1       Introduction       124         5.6.2       Results       124         5.7       HERMETICITY       124         5.8.	4.9	196-PIN PACKAGE POWER AND GROUND PLANE CHARACTERIZATION	89	
4.9.2       Package Power Plane Tests       93         4.9.3       Low-Current Voltage Drop Test       100         4.9.5       Maximum Current Delivery Test       106         4.10       POWER AND GROUND NETWORK RESISTANCE MODEL       109         4.10.1       Calculations of Structure Resistances       109         SECTION V - 883 PACKAGE - LID EVALUATIONS         SECTION V - 883 PACKAGE - LID EVALUATIONS         5.0       INTRODUCTION       115         5.1       SUMMARY OF TEST SEQUENCE       115         5.2       PHYSICAL DIMENSIONS       117         5.2.1       Physical Dimensions - Lids       120         5.3       SOLDERABILITY       123         5.3.1       Introduction       123         5.4.2       Physical Dimensions - Lids       123         5.3.2       Results       123         5.4.1       Introduction       123         5.4.2       Results       123         5.4.1       Introduction       124         5.5.2       Results       124         5.5.1       Introduction       124         5.5.2       Results       124         5.6.1       Introduction       125 <td>4.9.1</td> <td>Cold Start Power-Up Test</td> <td>90</td>	4.9.1	Cold Start Power-Up Test	90	
4.9.3       Low-Current Voltage Drop Test       98         4.9.4       Infrared Analysis       100         4.9.5       Maximum Current Delivery Test       106         4.10       POWER AND GROUND NETWORK RESISTANCE MODEL       109         4.10.1       Calculations of Structure Resistances       109         SECTION V - 883 PACKAGE - LID EVALUATIONS         SECTION V - 883 PACKAGE - LID EVALUATIONS         5.0       INTRODUCTION       115         5.1       SUMMARY OF TEST SEQUENCE       117         5.2       PHYSICAL DIMENSIONS       117         5.2.1       Physical Dimension - Packages       117         5.2.2       Physical Dimensions - Lids       120         5.3       SOLDERABILITY       123         5.3.1       Introduction       123         5.4       THERMAL SHOCK       123         5.4.1       Introduction       123         5.5.2       Results       124         5.5.1       Introduction       124         5.5.2       Results       124         5.6.1       Introduction       124         5.7.1       Introduction       125         5.7.2       Results       125	4.9.2	Package Power Plane Tests	93	
4.9.4       Infrared Analysis       100         4.9.5       Maximum Current Delivery Test       106         4.10.1       POWER AND GROUND NETWORK RESISTANCE MODEL       109         4.10.1       Calculations of Structure Resistances       109         SECTION V - 883 PACKAGE - LID EVALUATIONS         SECTION SALE         SECTION SALE <td co<="" td=""><td>4.9.3</td><td></td><td>98</td></td>	<td>4.9.3</td> <td></td> <td>98</td>	4.9.3		98
4.9.5 Maximum Current Delivery Test 4.10 POWER AND GROUND NETWORK RESISTANCE MODEL 4.10.1 Calculations of Structure Resistances 109 4.10.2 Resistance Data  SECTION V - 883 PACKAGE - LID EVALUATIONS  5.0 INTRODUCTION 5.1 SUMMARY OF TEST SEQUENCE 5.2 PHYSICAL DIMENSIONS 117 5.2.1 Physical Dimension - Packages 117 5.2.2 Physical Dimensions - Lids 1.20 5.3 SOLDERABILITY 1.23 5.3.1 Introduction 1.23 5.3.2 Results 5.4 THERMAL SHOCK 1.23 5.4.2 Results 5.5.5 STABILIZATION BAKE 5.5.1 Introduction 1.24 5.5.5.2 Results 5.5.6 LEAD INTEGRITY 5.6.1 Introduction 1.24 5.5.7 HERMETICITY 5.7.1 Introduction 1.24 5.7.2 Results 5.7 HERMETICITY 5.7.1 Introduction 1.24 5.5.2 Results 5.5.2 Results 5.5.3 PACKAGE ISOLATION 1.25 5.8.1 Introduction 1.24 5.5.2 Results 1.24 5.5.3 Results 1.24 5.5.4 Results 1.24 5.5.7 HERMETICITY 1.24 5.5.9 MOISTURE RESISTANCE 5.9.1 Introduction 1.25 5.8.2 Results 1.25 5.9.2 Results 1.25 5.9.1 Introduction 1.25 5.9.2 Results 1.25 5.9.1 Introduction 1.25 5.9.2 Results 1.25 5.9.2 Results 1.26 5.10.1 Introduction 1.25 5.9.2 Results 1.26 5.10.1 Introduction 1.26	4.9.4			
4.10 POWER AND GROUND NETWORK RESISTANCE MODEL 4.10.1 Calculations of Structure Resistances 109 4.10.2 Resistance Data 109  SECTION V - 883 PACKAGE - LID EVALUATIONS  5.0 INTRODUCTION 115 5.1 SUMMARY OF TEST SEQUENCE 115 5.2 PHYSICAL DIMENSIONS 117 5.2.1 Physical Dimension - Packages 117 5.2.2 Physical Dimensions - Lids 120 5.3 SOLDERABILITY 123 5.3.1 Introduction 123 5.3.2 Results 123 5.4 THERMAL SHOCK 123 5.4.1 Introduction 123 5.5.5 STABILIZATION BAKE 123 5.5.5 STABILIZATION BAKE 124 5.5.1 Introduction 124 5.5.2 Results 124 5.6.1 Introduction 124 5.5.2 Results 124 5.6.1 Introduction 124 5.6.2 Results 124 5.6.1 Introduction 125 5.8.1 Introduction 125 5.8.2 Results 124 5.8 PACKAGE ISOLATION 125 5.8.1 Introduction 125 5.8.2 Results 125 5.9 MOISTURE RESISTANCE 125 5.9.1 Introduction 125 5.9.2 Results 126 5.9.2 Results 126 5.9.1 Introduction 125 5.9.2 Results 126 5.9.1 Introduction 125 5.9.2 Results 126 5.9.1 Introduction 125 5.9.2 Results 126 5.10.3 Introduction 125 5.9.1 Introduction 125 5.9.2 Results 126 5.10.1 Introduction 126 5.10.5 SALT ATMOSPHERE 126 5.10.1 Introduction 126	4.9.5			
SECTION V - 883 PACKAGE - LID EVALUATIONS	4.10			
SECTION V - 883 PACKAGE - LID EVALUATIONS	4.10.1	Calculations of Structure Resistances	109	
5.0       INTRODUCTION       115         5.1       SUMMARY OF TEST SEQUENCE       115         5.2       PHYSICAL DIMENSIONS       117         5.2.1       Physical Dimension - Packages       117         5.2.2       Physical Dimensions - Lids       120         5.3       SOLDERABILITY       123         5.3.1       Introduction       123         5.3.2       Results       123         5.4       THERMAL SHOCK       123         5.4.1       Introduction       123         5.5       STABILIZATION BAKE       124         5.5.1       Introduction       124         5.5.2       Results       124         5.6       LEAD INTEGRITY       124         5.6.1       Introduction       124         5.6.2       Results       124         5.7.1       Introduction       124         5.8.1       Introduction       125         5.8.2       Results       125         5.9       MOISTURE RESISTANCE       125         5.9.2       Results       126         5.10       SALT ATMOSPHERE       126         5.10.1       Introduction       126 </td <td>4.10.2</td> <td>Resistance Data</td> <td></td>	4.10.2	Resistance Data		
5.1       SUMMARY OF TEST SEQUENCE       115         5.2       PHYSICAL DIMENSIONS       117         5.2.1       Physical Dimension - Packages       117         5.2.2       Physical Dimensions - Lids       120         5.3       SOLDERABILITY       123         5.3.1       Introduction       123         5.3.2       Results       123         5.4       THERMAL SHOCK       123         5.4.1       Introduction       123         5.4.2       Results       123         5.5       STABILIZATION BAKE       124         5.5.1       Introduction       124         5.5.2       Results       124         5.6       LEAD INTEGRITY       124         5.6.1       Introduction       124         5.6.2       Results       124         5.7       HERMETICITY       124         5.7.1       Introduction       125         5.8       PACKAGE ISOLATION       125         5.8.1       Introduction       125         5.9.1       Introduction       125         5.9.2       Results       125         5.9.2       Results       126		SECTION V - 883 PACKAGE - LID EVALUATIONS		
5.2       PHYSICAL DIMENSIONS       117         5.2.1       Physical Dimension - Packages       117         5.2.2       Physical Dimensions - Lids       120         5.3       SOLDERABILITY       123         5.3.1       Introduction       123         5.3.2       Results       123         5.4       THERMAL SHOCK       123         5.4.1       Introduction       123         5.4.2       Results       123         5.5       STABILIZATION BAKE       124         5.5.1       Introduction       124         5.5.2       Results       124         5.6       LEAD INTEGRITY       124         5.6.1       Introduction       124         5.6.2       Results       124         5.7       HERMETICITY       124         5.7.1       Introduction       124         5.8       PACKAGE ISOLATION       125         5.8.1       Introduction       125         5.8.2       Results       125         5.9       MOISTURE RESISTANCE       125         5.9.2       Results       126         5.10       SALT ATMOSPHERE       126 <td< td=""><td>5.0</td><td>INTRODUCTION</td><td>115</td></td<>	5.0	INTRODUCTION	115	
5.2.1       Physical Dimension - Packages       117         5.2.2       Physical Dimensions - Lids       120         5.3       SOLDERABILITY       123         5.3.1       Introduction       123         5.3.2       Results       123         5.4       THERMAL SHOCK       123         5.4.1       Introduction       123         5.4.2       Results       123         5.5       STABILIZATION BAKE       124         5.5.1       Introduction       124         5.5.2       Results       124         5.6       LEAD INTEGRITY       124         5.6.1       Introduction       124         5.6.2       Results       124         5.7       HERMETICITY       124         5.7.1       Introduction       124         5.7.2       Results       124         5.8       PACKAGE ISOLATION       125         5.8.1       Introduction       125         5.8.2       Results       125         5.9       MOISTURE RESISTANCE       125         5.9.1       Introduction       125         5.9.2       Results       126         5.10	5.1	SUMMARY OF TEST SEQUENCE	115	
5.2.2       Physical Dimensions - Lids       120         5.3       SOLDERABILITY       123         5.3.1       Introduction       123         5.3.2       Results       123         5.4       THERMAL SHOCK       123         5.4.1       Introduction       123         5.4.2       Results       123         5.5       STABILIZATION BAKE       124         5.5.1       Introduction       124         5.5.2       Results       124         5.6       LEAD INTEGRITY       124         5.6.1       Introduction       124         5.6.2       Results       124         5.7       HERMETICITY       124         5.7.1       Introduction       124         5.7.2       Results       124         5.8       PACKAGE ISOLATION       125         5.8.1       Introduction       125         5.8.2       Results       125         5.9       MOISTURE RESISTANCE       125         5.9.1       Introduction       125         5.9.2       Results       126         5.10       SALT ATMOSPHERE       126         5.10.1       Intr	5.2	PHYSICAL DIMENSIONS	117	
5.2.2       Physical Dimensions - Lids       120         5.3       SOLDERABILITY       123         5.3.1       Introduction       123         5.3.2       Results       123         5.4       THERMAL SHOCK       123         5.4.1       Introduction       123         5.4.2       Results       123         5.5       STABILIZATION BAKE       124         5.5.1       Introduction       124         5.5.2       Results       124         5.6       LEAD INTEGRITY       124         5.6.1       Introduction       124         5.6.2       Results       124         5.7       HERMETICITY       124         5.7.1       Introduction       124         5.7.2       Results       125         5.8.1       Introduction       125         5.8.2       Results       125         5.9       MOISTURE RESISTANCE       125         5.9.2       Results       126         5.10       SALT ATMOSPHERE       126         5.10.1       Introduction       126	5.2.1	Physical Dimension - Packages	117	
5.3       SOLDERABILITY       123         5.3.1       Introduction       123         5.3.2       Results       123         5.4       THERMAL SHOCK       123         5.4.1       Introduction       123         5.4.2       Results       123         5.5       STABILIZATION BAKE       124         5.5.1       Introduction       124         5.5.2       Results       124         5.6       LEAD INTEGRITY       124         5.6.1       Introduction       124         5.6.2       Results       124         5.7       HERMETICITY       124         5.7.1       Introduction       124         5.7.2       Results       124         5.8       PACKAGE ISOLATION       125         5.8.1       Introduction       125         5.8.2       Results       125         5.9       MOISTURE RESISTANCE       125         5.9.2       Results       126         5.10       SALT ATMOSPHERE       126         5.10.1       Introduction       126	5.2.2		120	
5.3.1       Introduction       123         5.3.2       Results       123         5.4       THERMAL SHOCK       123         5.4.1       Introduction       123         5.4.2       Results       123         5.5       STABILIZATION BAKE       124         5.5.1       Introduction       124         5.5.2       Results       124         5.6       LEAD INTEGRITY       124         5.6.1       Introduction       124         5.6.2       Results       124         5.7       HERMETICITY       124         5.7.1       Introduction       125         5.8       PACKAGE ISOLATION       125         5.8.1       Introduction       125         5.8.2       Results       125         5.9       MOISTURE RESISTANCE       125         5.9.2       Results       126         5.10       SALT ATMOSPHERE       126         5.10.1       Introduction       126	5.3		123	
5.3.2       Results       123         5.4       THERMAL SHOCK       123         5.4.1       Introduction       123         5.4.2       Results       123         5.5       STABILIZATION BAKE       124         5.5.1       Introduction       124         5.5.2       Results       124         5.6       LEAD INTEGRITY       124         5.6.1       Introduction       124         5.6.2       Results       124         5.7       HERMETICITY       124         5.7.1       Introduction       124         5.7.2       Results       124         5.8       PACKAGE ISOLATION       125         5.8.1       Introduction       125         5.8.2       Results       125         5.9       MOISTURE RESISTANCE       125         5.9.1       Introduction       125         5.9.2       Results       126         5.10       SALT ATMOSPHERE       126         5.10.1       Introduction       126	5.3.1	Introduction		
5.4       THERMAL SHOCK       123         5.4.1       Introduction       123         5.4.2       Results       123         5.5       STABILIZATION BAKE       124         5.5.1       Introduction       124         5.5.2       Results       124         5.6       LEAD INTEGRITY       124         5.6.1       Introduction       124         5.6.2       Results       124         5.7       HERMETICITY       124         5.7.1       Introduction       125         5.8       PACKAGE ISOLATION       125         5.8.1       Introduction       125         5.8.2       Results       125         5.9       MOISTURE RESISTANCE       125         5.9.1       Introduction       125         5.9.2       Results       126         5.10       SALT ATMOSPHERE       126         5.10.1       Introduction       126	5.3.2	Results		
5.4.1       Introduction       123         5.4.2       Results       123         5.5       STABILIZATION BAKE       124         5.5.1       Introduction       124         5.5.2       Results       124         5.6       LEAD INTEGRITY       124         5.6.1       Introduction       124         5.6.2       Results       124         5.7       HERMETICITY       124         5.7.1       Introduction       124         5.7.2       Results       124         5.8       PACKAGE ISOLATION       125         5.8.1       Introduction       125         5.8.2       Results       125         5.9       MOISTURE RESISTANCE       125         5.9.1       Introduction       125         5.9.2       Results       126         5.10       SALT ATMOSPHERE       126         5.10.1       Introduction       126	5.4	THERMAL SHOCK		
5.4.2       Results       123         5.5       STABILIZATION BAKE       124         5.5.1       Introduction       124         5.5.2       Results       124         5.6       LEAD INTEGRITY       124         5.6.1       Introduction       124         5.6.2       Results       124         5.7       HERMETICITY       124         5.7.1       Introduction       124         5.7.2       Results       124         5.8       PACKAGE ISOLATION       125         5.8.1       Introduction       125         5.8.2       Results       125         5.9       MOISTURE RESISTANCE       125         5.9.1       Introduction       125         5.9.2       Results       126         5.10       SALT ATMOSPHERE       126         5.10.1       Introduction       126	5.4.1	Introduction		
5.5       STABILIZATION BAKE       124         5.5.1       Introduction       124         5.5.2       Results       124         5.6       LEAD INTEGRITY       124         5.6.1       Introduction       124         5.6.2       Results       124         5.7       HERMETICITY       124         5.7.1       Introduction       124         5.7.2       Results       124         5.8       PACKAGE ISOLATION       125         5.8.1       Introduction       125         5.8.2       Results       125         5.9       MOISTURE RESISTANCE       125         5.9.1       Introduction       125         5.9.2       Results       126         5.10       SALT ATMOSPHERE       126         5.10.1       Introduction       126	5.4.2	Results		
5.5.1       Introduction       124         5.5.2       Results       124         5.6       LEAD INTEGRITY       124         5.6.1       Introduction       124         5.6.2       Results       124         5.7       HERMETICITY       124         5.7.1       Introduction       124         5.7.2       Results       124         5.8       PACKAGE ISOLATION       125         5.8.1       Introduction       125         5.8.2       Results       125         5.9       MOISTURE RESISTANCE       125         5.9.1       Introduction       125         5.9.2       Results       126         5.10       SALT ATMOSPHERE       126         5.10.1       Introduction       126	5.5	STABILIZATION BAKE		
5.5.2       Results       124         5.6       LEAD INTEGRITY       124         5.6.1       Introduction       124         5.6.2       Results       124         5.7       HERMETICITY       124         5.7.1       Introduction       124         5.7.2       Results       124         5.8       PACKAGE ISOLATION       125         5.8.1       Introduction       125         5.8.2       Results       125         5.9       MOISTURE RESISTANCE       125         5.9.1       Introduction       125         5.9.2       Results       126         5.10       SALT ATMOSPHERE       126         5.10.1       Introduction       126	5.5.1	Introduction		
5.6       LEAD INTEGRITY       124         5.6.1       Introduction       124         5.6.2       Results       124         5.7       HERMETICITY       124         5.7.1       Introduction       124         5.7.2       Results       124         5.8       PACKAGE ISOLATION       125         5.8.1       Introduction       125         5.8.2       Results       125         5.9       MOISTURE RESISTANCE       125         5.9.1       Introduction       125         5.9.2       Results       126         5.10       SALT ATMOSPHERE       126         5.10.1       Introduction       126	5.5.2	Results		
5.6.1       Introduction       124         5.6.2       Results       124         5.7       HERMETICITY       124         5.7.1       Introduction       124         5.7.2       Results       124         5.8       PACKAGE ISOLATION       125         5.8.1       Introduction       125         5.8.2       Results       125         5.9       MOISTURE RESISTANCE       125         5.9.1       Introduction       125         5.9.2       Results       126         5.10       SALT ATMOSPHERE       126         5.10.1       Introduction       126	5.6	LEAD INTEGRITY		
5.6.2       Results       124         5.7       HERMETICITY       124         5.7.1       Introduction       124         5.7.2       Results       124         5.8       PACKAGE ISOLATION       125         5.8.1       Introduction       125         5.8.2       Results       125         5.9       MOISTURE RESISTANCE       125         5.9.1       Introduction       125         5.9.2       Results       126         5.10       SALT ATMOSPHERE       126         5.10.1       Introduction       126	5.6.1	Introduction		
5.7       HERMETICITY       124         5.7.1       Introduction       124         5.7.2       Results       124         5.8       PACKAGE ISOLATION       125         5.8.1       Introduction       125         5.8.2       Results       125         5.9       MOISTURE RESISTANCE       125         5.9.1       Introduction       125         5.9.2       Results       126         5.10       SALT ATMOSPHERE       126         5.10.1       Introduction       126	5.6.2	Results		
5.7.1       Introduction       124         5.7.2       Results       124         5.8       PACKAGE ISOLATION       125         5.8.1       Introduction       125         5.8.2       Results       125         5.9       MOISTURE RESISTANCE       125         5.9.1       Introduction       125         5.9.2       Results       126         5.10       SALT ATMOSPHERE       126         5.10.1       Introduction       126	5.7	HERMETICITY		
5.7.2       Results       124         5.8       PACKAGE ISOLATION       125         5.8.1       Introduction       125         5.8.2       Results       125         5.9       MOISTURE RESISTANCE       125         5.9.1       Introduction       125         5.9.2       Results       126         5.10       SALT ATMOSPHERE       126         5.10.1       Introduction       126	5.7.1			
5.8       PACKAGE ISOLATION       125         5.8.1       Introduction       125         5.8.2       Results       125         5.9       MOISTURE RESISTANCE       125         5.9.1       Introduction       125         5.9.2       Results       126         5.10       SALT ATMOSPHERE       126         5.10.1       Introduction       126	5.7.2	Results		
5.8.1       Introduction       125         5.8.2       Results       125         5.9       MOISTURE RESISTANCE       125         5.9.1       Introduction       125         5.9.2       Results       126         5.10       SALT ATMOSPHERE       126         5.10.1       Introduction       126	5.8	PACKAGE ISOLATION		
5.8.2       Results       125         5.9       MOISTURE RESISTANCE       125         5.9.1       Introduction       125         5.9.2       Results       126         5.10       SALT ATMOSPHERE       126         5.10.1       Introduction       126	5.8.1	Introduction		
5.9       MOISTURE RESISTANCE       125         5.9.1       Introduction       125         5.9.2       Results       126         5.10       SALT ATMOSPHERE       126         5.10.1       Introduction       126	5.8.2	Results		
5.9.1       Introduction       125         5.9.2       Results       126         5.10       SALT ATMOSPHERE       126         5.10.1       Introduction       126	5.9	MOISTURE RESISTANCE		
5.9.2       Results       126         5.10       SALT ATMOSPHERE       126         5.10.1       Introduction       126				
5.10       SALT ATMOSPHERE       126         5.10.1       Introduction       126	5.9.2			
5.10.1 Introduction 126				

Section	<u>Title</u>	<u>Page</u>
5.11	PLATING THICKNESS	126
5.11.1	Introduction	126
5.11.2	Results	126
5.12	CTE CHARACTERIZATION	128
5.12.1	Introduction	128
5.12.2	Test Procedure	128
5.12.3	Equipment	131
5.12.4	Results	131
5.13	RANDOM AND HARMONIC VIBRATION OF PACKAGE ASSEMBLED TO BOARD	137
5.13.1	Introduction	137
5.13.2	Test Sequence and Results	137
5.14	TEMPERATURE CYCLING OF PACKAGE ASSEMBLED TO BOARD	139
5.14.1	Introduction	139
5.14.2	Test Sequence and Results	139
5.15	PACKAGE HERMETICITY THROUGH TEMPERATURE CYCLING	139
5.15.1	Introduction	139
5.15.2	Results	140
		140
	SECTION VI - INTERAMICS PACKAGE FABRICATION YIELD ENHANCEMENT	
6.0	INTRODUCTION	141
6.1	FOREIGN PARTICLES (CERAMIC) ON WIREBOND PADS	141
6.1.1	Statement of Problem	141
6.1.2	Background	141
6.1.3	Experimental Design	142
6.1.4	Results	142
6.1.5	Conclusions	142
6.2	LAMINATION TECHNIQUES AND TOOLS	145
6.2.1	Statement of Problem	145
6.2.2	Background	145
6.2.3	Experimental Plan	145
6.2.4	Results	146
6.3	OPTIMIZATION OF FIRING RATE	149
6.3.1	Statement of Problem	149
6.3.2	Background	149
6.3.3	Experimental Plan	
6.3.4	Results	150
6.3.5	Conclusions	150
6.4	SEAL RING TOOLING UPGRADE	151
6.4.1	Statement of Problem	152
6.4.2		152
6.4.3	Background Action	152
		152
6.4.4	Results	152
6.5	SHRINKAGE CONTROL	153
6.5.1	Statement of Problem	153
6.5.2	Background	153
6.5.3	Experimental Plan	154
6.5.4	Results	154
6.5.5	Conclusions	154

<u>Section</u>	<u>Title</u>	<u>Fage</u>
6.6 6.6.1 6.6.2 6.6.3 6.6.4	CONVERSION TO PRODUCTION TOOLING Statement of Problem Background Action Results	154 154 155 155 155
SEC	TION VII - ELECTROMAGNETIC PULSE PROTECTION OF VHSIC DEVICES	
7.0 7.1 7.1.1 7.1.2 7.1.3 7.1.4 7.1.5 7.1.6 7.1.7 7.1.8 7.1.9	INTRODUCTION ELECTROMAGNETIC PULSE PROTECTION OF VLSI/VHSIC CHIPS Introduction to EMP Effects Worst Case EMP Scenario Options in Management of Package Level EMP Suppression Electronic Protection Measures for Attenuation of EMP at Package I/O PWA Level and EMP Control Geometrical CAD Design for EMP Control Package Level Optical Interconnect for EMP Suppression Recommended EMP Packaging Development Activities Bibliography	156 156 157 157 158 159 160 161 162
	SECTION VIII - LABCOM MULTICHIP PACKAGING TEST REPORT	
8.0 8.1 8.2 8.3	INTRODUCTION TEST FIXTURE/DESIGN APPROACH TEST RESULTS CONCLUSION	163 163 164 168
	SECTION IX - OVERALL CONCLUSIONS	
APPENDIX A APPENDIX C APPENDIX C APPENDIX E APPENDIX F APPENDIX G APPENDIX H APPENDIX I	MECHANICAL DRAWINGS ADDITIONAL ELECTRICAL DIAGRAMS PROCESSING EQUIPMENT PIOTOGRAPHS TEXAS INSTRUMENTS THICK FILM INTERCONNECT DETAILED TEST PROCEDURES TEST DESIGN DOCUMENT AC PARAMETRIC TEST RESULTS	A-1 B-1 C-1 D-1 E-1 F-1 G-1 H-1
	DU PARAMETRIU 1851 RESULIS	1-1

# LIST OF ILLUSTRATIONS

Figure	<u>Title</u>	Page
1	2-4 Chip Package (Top View) 196 I/O Leads ~ 3 Power Planes -	_
•	Integral Grounding Network	2
2	5-9 Chip Package (Top View) 308 I/O Leads - 3 Power Planes -	
-	Integral Grounding Network	2
3	Program Schedule, Prime/Subcontractor	4
4	Program Schedule, Electrical Design/Test	5
5	Completed X4 Module (Pre-Seal) (4) 8K x 9 VHSIC SRAMs with	_
_	(4) Bypass Capacitors in LABCON 196 Lead Package	7
6	Sentry Test System with SRAM Probe Station	28
7	Sentry Test Head with 196-Lead Socket	29
8	Bin 1 Example	32
9	Bin 2 Example	32
10	Bin 3 Example	33
11	Bin 4 Example	33
12	Bin 5 Example	34
13	Bin 7 Example	35
14	Bin 8 Example	35
15	Bin 9 Example	36
16	Bin 11 Example	37
17	Bin 12 Example	38
18	First Substrate Level Functional Test - SRAM Number 1	40
19	First Substrate Level Functional Test - SRAM Number 2	41
20	First Substrate Level Functional Test - SRAM Number 3	42
21	First Substrate Level Functional Test - SRAM Number 4	43
22	Second Substrate Level Functional Test - SRAM Number 1	44
23	Second Substrate Level Functional Test - SRAM Number 2	45
24	Second Substrate Level Functional Test - SRAM Number 3	46
25	Second Substrate Level Functional Test - SRAM Number 4	47
26	Unsealed Package Test - SRAM Number 1	48
27	Unsealed Package Test - SRAM Number 2	49
28	Unsealed Package Test - SRAM Number 3	50
29	Unsealed Package Test - SRAM Number 4	51
30	Final Test of Sealed Package - SRAM Number 1	52
31	Final Test of Sealed Package - SRAM Number 2	53
32	Final Test of Sealed Package - SRAM Number 3	54
33	Final Test of Sealed Package - SRAM Number 4	55
34	Braze Metallization for Thermal Base Attachment	59
35	Tertiary Power Plane	60
36	Secondary Power Plane	61
37	Primary Power Plane	62
38	Lower Ground Plane	63
39	Signal, Power and Ground Connections, Bonding Shelf	64
40	Upper Ground Plane	65
41	I/O Braze Pads and Seal Ring Braze Metallization	66
42	Cross-Sectional View of Package	68
43	TOUCHSTONE Distributed Element Model	68
44	TOUCHSTONE Distributed Element Model (S11)	69
45	TOUCHSTONE Distributed Element Model (S21)	69
46	Test Fixture Used to Obtain ANA Data	70
,		

# LIST OF ILLUSTRATIONS (Continued)

Figure	<u>Title</u>	Page
47	Test Hardware Used to Obtain Measured Data.	71
48	HP 8510 ANA Measured S11 Results	72
49	HP 8510 ANA Measured S21 Rcsults	72
50	Measured Wideband S11 Response	73
51	Measured Wideband S21 Response	74
52	Pulse Test Signal, 300 ps Rise Time, 320 ps Fall Time	75
53	Pulse After Passing Through Package, -0.6 dB Insertion Loss	75
54	Theoretical Cross Talk for Coupled Microstrip Lines	77
55	HP 8510 ANA Measured Coupling	77
56	Coupling Test Signal, 300 ps Rise Time, 320 ps Fall Time	79
57	Measured Coupling Caused by Signal of -16.8 dB Down	
5.0	From Input Signal	79
58	Transmission Lines and Their Associated Prototype Circuits	80
59	Final Model Form for Two Coupled Signal Lines	80
60	"WHEELER CURVE" for Microstrip Lines	81
61	"WHEELER CURVE" for Striplines	83
62	Final TOUCHSTONE R-L-C Model	84
63	Final TOUCHSTONE R-L-C Model (S11) Results	85
64	Final TOUCHSTONE R-L-C Model (S21) Results	85
65	TOUCHSTONE Model Coupling Results	86
66	Final R-L-C Model for the LABCOM (VHSIC) Multichip Package	87
67	Package Equivalent Circuit	89
68	51-ohm Resistor, 1 μs/div, 2V/div	<b>9</b> 0
69	51-ohm Resistor, 20 μs/div, 2V/div	91
70	51-ohm Resistor and Two 0.01 $\mu F$ Capacitors, 1 $\mu s/div$ , 2 $V/div$	92
71	51-ohm Resistor and 0.01 μF Capacitors, 1 μs/div, 2V/div	93
72	Primary Power Plane with 51-ohm Termination, 1 µs/div, 2V/div	94
73	Primary Power Plane with 51-ohm Termination and Two 0.01 $\mu F$ Capacitors, 1 $\mu s/div$ , 2V/div	94
74	Secondary Power Plane with 51-ohm Termination, 1 µs/div,	,
	2V/dlv	95
75	Secondary Power Plane with 51-ohm Termination and 0.01 µF	
	Capacitor, 1 µs/div, 2V/div	96
76	Tertiary Power Plane with 51-ohm Termination, 1 µs/div,	
	2V/div	97
77	Tertiary Power Plane with 51-ohm Termination and 0.01 $\mu F$	
	Capacitor, 1 µs/div, 2V/div	98
78	Pin 123 of Pl, 1A, Maximum Temperature 29.8°C	102
79	Pin 115 of P2, 1A, Maximum Temperature 27.2°C	102
80	Pin 131 of P3, 1A, Maximum Temperature 27.2°C	103
81	Pin 123 of Pl, 2A, Maximum Temperature 48.2°C	103
82	Pin 115 of P2, 2A, Maximum Temperature 38.4°C	104
83	Pin 131 of P3, 2A, Maximum Temperature 37.6°C	104
84	Pin 123 of Pl, 3A, Maximum Temperature 58.5°C	105
85	Pin 115 of P2, 3A, Maximum Temperature 55.7°C	105
86	Pin 131 of P3, 3A, Maximum Temperature 58.0°C	106
87	Pins 25, 74, 123 and 172 of Pl, 5A Total	107
88	Pins 17, 66, 115 and 164 of P2, 5A Total	107
		- • •

# LIST OF ILLUSTRATIONS (Continued)

<u>Figure</u>	<u>Title</u>	<u>Page</u>
89	Pins 33, 82, 131 and 180 of P3, 5A Total	108
90	Resistance Network Model for Ground System	113
91	Resistance Network Model for Primary, Secondary and	
	Tertiary Power Planes	114
92	Package Dimensions of 196 I/O	118
93	Package Dimensions of 308 I/O	119
94	Lid Dimensions of 196 & 308 Lead Packages	121
95	Strain Gauge Locations	129
96	Strain Gauge Locations	130
97	196 I/O Package Plot	134
98	308 I/O Package Plot	135
99	308 I/O Package Lid Plot	136
100	Random Vibration	138
101	Brushed Sample	143
102	Void from Contaminant	144
103	Particle Reduction from Brushing	144
104	Capacitor Cavity	146
105	Dielectric Exposure	148
106	Tack Lamination	148
107	Tack Lamination/Screened Dielectric	149
108	Firing Rate	151
109	LABCOM X4 SRAM COLT III Interface Test Fixture	164
110	LABCOM VHSIC Multichip X4 SRAM Schematic	165
111	LABCOM SRAM Test Fixture Wiring Diagram	166

# LIST OF TABLES

<u>Table</u>	<u>Title</u>	<u>Page</u>
1	List of Subcontractor Assemblies	6
2	Package Characteristics	10
3	Package Configuration Summary	10
4	Drop-in Substrate Size Determination	11
5	Layup of Metalization Layers	13
6	Stackup for Capacitor Mount	14
7	Package Z-axis Layup	15
8	Functionality Testing Subtasks	26
9	Characterization Testing Subtasks	26
10	Bin Number Decode	31
11	196-pin Package Voltage Drop Measurements	99
12	196-pin Package Resistance Measurements	101
13	Maximum Current of Power and Ground Leads	108
14	Package Test Sequence	116
15	196 Lead Package	120
16	308 Lead Package	120
17	196 Lead Package Lid	. 122
18	308 Lead Package Lid	122
19	Plating Thickness	127
20	196 Lead Package CTE Data	132
21	308 Lead Package CTE Data	132
22	308 Lead Package Lid CTE Data	133
23	Variation Test Plan	137
24	Vibration Results	138
25	Hermeticity After Temperature Cycling	140
26	Main Memory Timing Cycle Measurements	167
27	IARCOM V/ SPAM Module Power Consumption	168

#### SECTION I

#### PROJECT SUMMARY/STATUS

#### 1.0 PROJECT SUMMARY

The objective of the LABCOM Multichip Packaging program was to develop hermetic ceramic packages suitable for interconnection of several VHSIC chips operating at 100 MHz clocking rates. Two package sizes were defined. One design accommodated 2-4 integrated circuits (Fig. 1), while the other housed 5-9 devices (Fig. 2). This objective was achieved by designing, fabricating, and electrically verifying both package types utilizing surveyed information from the VHSIC community and Texas Instruments (TI) advanced packaging technology.

The program consisted of three phases. Phase I was put on a six-month accelerated schedule to be completed December 31, 1986. It included design and fabrication of both package types in prototype quantities, selection of appropriate interconnection schemes, and electrical evaluation of the 2-4 chip package. Also included was a survey of VHSIC community packaging requirements and development of domestic sources for package production. Phase II would continue with the development of the 5-9 chip package and environmental evaluation. Phase III would complete the project with a demonstration of limited production capability.

The Phase I tasks were as follows:

#### TASK I - Design

- A) Conduct a survey of the VHSIC community to define the requirements for multiple chip packaging
- B) Initialize subcontractor efforts
- C) Design both package types
- D) Design a suitable interconnect
- E) Design IC mask and related tooling
- F) Design electrical test hardware and software

#### TASK II - Fabrication and Assembly

- A) Expedite subcontractor deliveries
- B) Complete IC mask fabrication
- C) Complete TAB preparation
- D) Complete electrical hardware and software fabrication

## TASK III - Assembly and Test

- A) Assemble all stages
- B) Perform single-chip, substrate, and module tests
- C) Characterize 2-4 chip package
- D) Prepare products for delivery with final report




Figure 1. 2-4 Chip Package (Top View)
196 I/O Leads - 3 Power Planes - Integral Grounding Network.




Figure 2. 5-9 Chip Package (Top View)
308 I/O Leads - 3 Power Planes - Integral Grounding Network.

#### 1.1 PROJECT STATUS

A fully functional module was delivered per contractual requirements, and submission of this data package completes the program. Figures 3 and 4 represents program schedules with applicable delivery dates. Table 1 shows delivery status of the subcontractor assemblies.

An overview of technical details is presented in the paragraphs below. Detailed test results of the SRAM circuitry evaluation and package characterization are provided in the sections that follow.

#### VHSIC Survey Results

Responses received from 16 VHSIC contractors called for multichip packaging with the following characteristics:

- Leaded surface-mountable package
- Fine pitch lead spacing (.025 external, .010 internal minimum)
- Accepts a multilayer ceramic or thick-film interconnect
- Solder preform sealing with a flat Ni/Au plated Kovar lid
- Epoxy die attach with wire or TAB bonding capabilities

#### Package Design

As discussed in the preliminary test plan, the packages were designed with the survey requirements in mind. The packages have the following characteristics:

- A surface-mountable leaded module
- Two package sizes: 196 I/O and 308 I/O
- The 196 lead accommodates 2-4 VHSIC devices, bypasses, and interconnect
- The 308 lead accommodates 5-9 VHSIC devices, bypasses, and interconnect
- 25 mil pitch external lead spacing
- A l.l inch by l.l inch mounting cavity for the 2-4 chip package
- A 1.65 inch by 1.65 inch mounting cavity for the 5-9 chip package
- A tungsten infiltrated copper base for improved electrical and thermal performance
- Internal ground and power planes
- Overall height of .120 inches
- Single-layer signal routing with ground plane isolation
- 'Gull wing' lead formation
- Single bond shelf with 8 mil pads on 14 mil centers
- Tungsten metallization used throughout

## Interconnect Assembly Method

- The delivered module contains a thick-film interconnect constructed by TI
- Epoxy was incorporated to adhere subassemblies as required
- Single-chip assemblies were mounted to polyimide tape and pretested
- TAB connections mated the single chips to the thick-film substrate
- The substrate was epoxied into the package and connected with 1 mil gold wire bonds




Figure 3., Program Schedule, Prime/Subcontractor

	1986		1987					1988		
	GNOSHII	HELL		N 0 S H	<u>-</u>	FMP	A M U	H	<u>ت</u> ين	7
FUNCTIONALITY										
SPAM										
SINGLE-CHIP TAPE	•									
THICK FILM	•	•								
DESIGN AND CHARACTER										
12AT10N										
S00/ET										
90.	DE STGN									
00 00 00	DESIGN	•								
1947.HG										
196	DESIGN				 					
	DFS1CM	•			<u> </u>					
INTERCONNECT	THICK	THICK FILM								
1	DESIGN									
1	TEST DESTON	2								
NLE ASSEMBLY		•								
MODULE DELIVERY		9			_					
INTERAMICS VIELD										
MUDDE LNEW DOUGH					1	•				
POCKOCE EVOLUDITION						9	-	-		
EXTENSIVE MODULE										
5211011					$\downarrow$		Ĭ			
MATA PACKET NEL TVERY								•		•
			1	1						Ì

Figure 4. Program Schedule, Electrical Design/Test.

Table 1. List of Subcontractor Assemblies.

Contractor	<u>Assembly</u>	<u>Delivery Date</u>
INTERAMICS	196 & 308 PACKAGES	DELIVERED
IMI	35 mm SINGLE SRAM TAB TAPE	DELIVERED
3M	35 mm SINGLE SRAM TAB TAPE	DELIVERED
YAMAICHI	308 SOCKET	DELIVERED
TEXTOOL	196 SOCKET	DELIVERED
TI	QUAD SRAM SUBSTRATE (THICK FILM)	DELIVERED
HI-REL	LIDS	DELIVERED

# Electrical Test Approach, Functionality

- A VHSIC SRAM circuit was selected to prove interconnect feasi-bility
- SRAMs were tested individually at the tape level
- Four SRAMs were then assembled onto a substrate and tested (Fig. 5)
- The completed substrates were mounted in the package and tested
- After sealing, the completed module was subjected to final electrical evaluation

# Electrical Test Approach, Characterization

- A full analysis of representative signal paths was performed with an HP8510 26.5 GHz automatic network analyzer.
- Transmission characteristics such as insertion and return loss, cross talk, inductance, shunt capacitance, and resistance were modeled and measured
- Power plane analysis was performed to include ground network resistances, maximum current delivery, and transient isolation

# Final Reporting, Electrical

- This report contains the results obtained from the electrical characterization analysis as well as representative SRAM test data
- Additionally, package models, thermal analysis and high-speed signal propagation photographs are included.




Figure 5. Completed X4 Module (Pre-Seal)

(4) 8K x 9 VHSIC SRAMs with (4) Bypass Capacitors in LABCOM 196 Lead Package.

#### SECTION II

#### MECHANICAL DESIGN SUMMARY

#### 2.0 PREFACE

The following pages detail the design effort for the packages, lids, sockets, and related hardware developed for this multichip packaging program. The report begins with an analysis of the user survey which impacted the design effort. Drawings related to the mechanical design effort can be found in Appendix B.

## 2.1 DESIGN SUMMARY

#### 2.1.1 Contractual Requirements

- 4.3 <u>MULTICHIP PACKAGE</u> The contractor shall have the option to implement either a multilayer perimeter style or pad/pin grid array (PGA) type package for this program. If a PGA package is developed, the contractor will be required to prove that reliable inspection techniques will be available. Two package sizes shall be defined: 2 to 4 chip package and 5 to 9 chip package. The number of I/Os shall be defined for typical circuit needs with the package fully populated.
- 4.3.1 PACKAGE SEALING Single-cavity sealing shall be utilized to the maximum practicable extent, regardless of the quantity of devices per package. Multiple seals shall be utilized only where clear advantages for this approach can be demonstrated. Package process optimized to ensure reliability of the devices during package sealing and reliability, of the package seals. The package shall be hermetic in accordance with military standards.

## 2.1.2 Introduction

The primary goal of the LABCOM VHSIC MM&T Program was to implement the technology for the design, fabrication and testing of hermetic ceramic packages suitable for interconnecting a number of VHSIC chips with a minimum loss of favorable high-speed electrical characteristics.

Because of the great diversity of VHSIC chips available and the need for a family of generic style packages which could be used to house a multitude of functional blocks, it was determined that a market survey would be the most efficient means of gathering the information needed to help set the mechanical and electrical requirements for these package designs. A survey was composed by TI engineers and disseminated to many VHSIC chip manufacturers and users to gather information on the following topics:

- Package Configuration/Style
- Dimensional Preferences External and Internal
- Number of Bond Shelves
- I/O Pitch External and Internal
- Drop-in Substrate Type

- Quantities and Types of Internal Passive Devices
- Power and Ground I/O Configuration
- I/O Quantity Requirements
- Power Dissipation Requirements
- Assembly Environmental Requirements
- Lid and Seal Process Preferences
- Die Attach and Wire Bonding Process Preferences
- Characteristic Impedance
- Proposed Functional Blocks and Associated Schematics

Responses were received from ten manufacturers: Allied Bendix, Boeing Electronics, General Dynamics, Harris Government Systems, Magnavox, Martin Marietta, Motorola, Raytheon, Teledyne and TRW.

#### 2.1.3 Survey Responses

The primary basic package configuration selected by the responding contractors was a surface-mountable leaded chip carrier. Secondary choices were evenly divided between a leadless chip carrier style and a pin grid array. The preferred method of sealing the package was solder preform on a nickel/gold plated flat Kovar lid. A secondary selection for sealing was seam welding with a nickel/gold plated stepped Kovar lid. All users expressed the desire for thermal pads on the underside of the package.

The most preferred drop-in interconnect was a multilayer cofired ceramic substrate. A multilayer thick-film interconnect was a secondary choice. The majority of the responding users preferred an epoxy die attach and wire bonding for both chip-to-interconnect and interconnect-to-package connections though thermocompression TAB bonding was chosen as an alternative to wire bonding for the chip-to-substrate connection. Responses concerning assembly temperatures varied but the average exposure was approximately 300°C for 1 minute.

The electrical configuration responses included a few requests for a characteristic impedance of 50 or 75 ohms. A uniform response concerning dedicated contact position placed power and ground connections in each corner of the package and clocking signals entering the center of each side.

A summary of the technical information concerning the package configuration is shown in Table 2. Table 3 summarizes the information in the preceding paragraphs.

#### 2.1.4 Package Design

The information gathered from the survey provided the groundwork for the package designs. The package type was dictated not only by the direct survey responses but by the requirements imposed by lead count, physical size, and desire for compatibility with high-density surface mount boards. A minimum lead count requirement of 143 pins on the 2-4 chip package and 197 pins on the 5-9 chip package along with the desired cavity sizes forced both designs beyond the limits of a reliable leadless package. This is due to the fact that leadless packages greater than approximately one inch in lateral dimension have been shown to exhibit reduced life expectancies over temperature cycling per MIL-STD-883. Therefore, a leaded package design was suggested, with leads on a minimum

Table 2. Package Characteristics

Туре	2-4 Chip	5-9 Chip	Units of Measurement
DIMENSIONS:			
Outside L x W	$1.5 \times 1.5$	$2.25 \times 2.25$	inches
Thickness	0.100	0.100	inches
Cavity L x W	$1.0 \times 1.0$	$1.5 \times 2.0$	inches
Cavity Depth	0.05	0.05	inches
I/O DENSITY:			
Signal	125	175	each
Power	8	10	each
Ground	10	12	each
MINIMUM I/O PITCH:			
External	0.025	0.025	inches
Internal	0.010	0.010	inches
POWER PER CHIP:			
Minimum	0.4	0.4	watts
Maximum	3.0	3.0	watts
Average	1.5	1.5	watts
COMPONENT COUNT:			
Resistors	0	0	each
Capacitors	5	8	each
BOND SHELF:			
Quantity	1	2	each

Table 3. Package Configuration Summary

Characteristic	Primary Configuration	Secondary Configuration
PACKAGE TYPE:	Leaded SMT Chip Carrier	LCC/Pin Grid Array
LID:	Flat Ni/Au Kovar	Stepped Ni/Au Kovar
SEAL:	Solder Preform	Seam Welded
INTERCONNECT:	Multilayer Ceramic	Multilayer Thick Film
BONDING:	Wire Bonding	Thermocompression TAB
DIE ATTACH:	Ероху	
I/O PITCH:	.025 ext/.010 int	.025 ext/.010 int

of .025 ritch in order to accommodate the quantity of I/O requested by the survey respondents. An additional requirement expressed by the responding contractors was a package thickness of .100. This was relaxed to a maximum of .120 including the lid in order to correspond to JEDEC standards.

With this basic configuration defined, the next step was to determine actual dimensional requirements. An extensive study of chip sets and sizes was undertaken in order to ensure that the cavities of the two package designs were sized such that the maximum possible number of functional blocks could be accommodated. It was discovered that throughout the industry, with very few exceptions, chips are under 1 centimeter square in size (which corresponds to .394 inches). This is because most of the IC processing equipment used in the industry is configured for a maximum step size of 1 centimeter. Therefore, both packages were designed to house the maximum number of 1 centimeter chips - the small package to accommodate four chips and the large package to accommodate nine. The size of a drop-in substrate for each of these packages was determined as shown in Table 4.

Table 4. Drop-in Substrate Size Determination

Small 2-4 Chip Package		Large 5-9 Chip Package	
Clearance to substrate edge	.010	Clearance to substrate edge	.010
Bond out to package area	.040	Bond out to package area	.040
Tab or wire bonding area	.050	Tab or wire bonding area	.050
Chip	.394	Chip	.394
Tab or wire bonding area	•050	Tab or wire bonding area	.050
Clearance between chips	.010	Clearance between chips	.010
Tab or wire bonding area	•05C	Tab or wire bonding area	.050
Chip	.394	Chip	.394
Tab or wire bonding area	.050	Tab or wire bonding area	.050
Bond out to package area	.040	Clearance between chips	.010
Clearance to substrate edge	.010	Tab or wire bonding area	.050
Total	1.098	Chip	.394
		Tab or wire bonding area	.050
		Bond out to package area	.040
		Clearance to substrate edge	.010
		Total	1.602

NOTE: All values are given in inches.

These figures led to nominal cavity sizes of 1.100 and 1.650 for the 2-4 chip package and the 5-9 chip package, respectively. With the cavity sizes minimized, the remaining dimensions were determined by minimizing the wire bond shelf, seal ring size, lead braze pad sizes and clearances between these features. A solder seal greater than approximately four inches in perimeter presents producibility problems. This type of seal was precluded due to the predicted sizes of the packages. A seam weld of the type used on metal packages was determined to be the most producible seal method. In consulting with VHSIC assembly engineers, the minimum allowable bond shelf width was determined to be .025 and discussions with package vendors led to a minimum lead braze pad length of .030. All of this information in addition to the JEDEC format led to the existing package outline.

The JEDEC package design format maintains an overall package dimension .150 greater than the distance between the centers of the first and last lead on each side, which is always divisible by .050. This fact along with the cevity, wire bond, and braze pad length requirements determined earlier led to the 200 lead range for the 2-4 chip package. The potential lead counts within the JEDEC format were 188, 196 and 204. With the seal ring width taken into consideration, 196 was chosen as the smallest possible lead count which would allow adequate space for all assembly processes. In addition, a lead count of 196 was already being introduced into the industry by other companies and 3M/Textool had already tooled a socket for this package outline (see Socket Design section). The package OD is 1.250 square. A mechanical drawing of the 196-lead package can be found in Appendix B as TI drawing #2795724.

The 5-9 chip package was sized in a similar manner although additional seal ring width and bond shelf width were allocated due to the larger overall dimensions and, thus, tolerances. A lead count of 308 was chosen for the larger package yielding an OD of 2.050 square. A mechanical drawing of the 308-lead package can be found in Appendix B as TI drawing #2795722.

General specifications for both of the packages can be found in Appendix B as TI Specification Control Drawing #2795713.

With the basic physical dimensions of both packages set, the detailed design of the packages began to evolve. Many basic concerns immediately became evident due to the sheer physical size of the packages. Tolerances on lateral dimensions, layer-to-layer alignment and cavity and seal ring flatness were critical issues requiring careful attention. The desire by the survey respondents, as well as TI VHSIC engineers, to introduce bypass capacitors internal to the package was also a major concern. All of these issues were addressed in order of their impact on package design.

The most likely mode for chip-to-chip interconnect was found through the survey to be some type of drop-in substrate - whether thick-film, thin-film or an organic multilayer circuit. Although direct deposition of thin-film or other organic multilayer interconnects onto the package base may be a preferred technology in the future, this technology was still under development and not yet standard in the industry. So the decision was made to design the package primarily to be very generic in accommodating virtually any type of conventional drop-in substrate. Prior to the commitment to drop-in substrate compatibility, a wholly ceramic package design was proposed with buried power and ground planes spanning the entire package base. These planes could be accessed through a matrix of vias exposed on the cavity surface. This design concept would have been practical and effective for a directly deposited multilayer interconnect. However, it would be of little use with a drop-in substrate since any connection from the chip to the buried power or ground planes would have to be routed through the substrate multilayer interconnect and to the package bond shelf before reaching the buried planes. There are also severe flatness problems with cofired packages involving large cavities (over 0.5 inches square). This flatness or camber concern combined with thermal issues led to the use of a thermally and electrically conductive tungsten/copper base having a thermal expansion coefficient that closely matches that of the alumina ceramic package

material. This type of package base virtually eliminates any camber problem, provides an excellent thermal spreading effect, and in fact, behaves as a thermal short when soldered or otherwise directly mounted to the board or thermal plane.

At this point, the final package configuration had evolved into cofired multilayer alumina 'windowframe' brazed onto a tungsten copper base plate with a Kovar seal ring and a Kovar lead frame brazed onto the top of the ceramic 'windowframe.' This basic configuration was reviewed and refined by both TI and Interamics personnel.

Extensive electrical modeling and analysis led to an electrical design that includes three dedicated power 'rings' - one for each of the three voltages typically used on VHSIC chips. Above these three ring-planes are two ground planes with the signal/power/ground trace layer sandwiched between, effecting a microstrip configuration. The use of a single bond shelf allows assembly of the substrate into the package using either TAB or conventional wire bonding techniques. Analysis prescribed the use of multiple dispersed power and ground I/O connections, rather than the single-point grounding scheme used in previous package designs, resulting in a total of 20 power and ground I/Os for the 196 lead package - 2 ground leads per side and one each of the three power leads per side. The 308 lead package contains 28 power and ground I/Os - 3 grounds per side, two primary power leads per side and one each of the remaining two power leads per side. This arrangement of leads allows equal access to all ground and voltage from any quadrant of the drop-in substrate which, in turn, facilitates routing of the drop-in multilayer and minimizes IR drop and signal lead length in the interconnect. The seal ring and base are also tied to ground. The layup of the metalization layers is shown in Table 5.

Table 5. Layup of Metalization Layers

```
Metal Layer 7
Metal Layer 6
Ground
Metal Layer 5
Metal Layer 5
Metal Layer 4
Metal Layer 3
Metal Layer 3
Metal Layer 2
Metal Layer 2
Metal Layer 1
Metal Layer 1
Metal Layer 0

Braze pads for seal ring and lead frame (Ground)

Ground

Hetal Layer 5

Signal/Power/Ground trace layer

Ground

Primary Power

Secondary Power

Metal Layer 1

Braze area for tungsten/copper base (Ground)
```

After the basic configuration, layup, and footprint were defined only the final dimensioning in the z direction and the incorporation of capacitors into the package remained unfinished. The combination of package external height or thickness restrictions, large z-axis tolerances on cofired ceramic, and the introduction of chip capacitors into the package presented great difficulties. An overall thickness of .120 for a sealed package was the goal, with the internal cavity height maximized in order to accommodate the largest possible capacitor. Extensive negotiation between TI and Interamics engineers was involved in determining the effect of tolerances on the assembly of these parts.

Ł,

With respect to capacitor location, the design lent itself to placement of a single capacitor in each of the four corners of the package. This allocated two capacitors for the voltage which would experience the highest switching current, and one capacitor each for the remaining two voltages. An Rll capacitor size was targeted, allowing a value of up to .047 microfarads to be obtained. Cavities were designed in each of the corners to house the capacitors. This resulted in only a minor change in the substrate cavity sizes. Substrate cavities in both the 196 lead and 308 lead packages had to be modified to incorporate a .102 x 45° chamfer at each of the four corners to allow the Rll capacitors to fit, but this had no real effect on the substrate's capacity to accommodate the VHSIC chips since the corners would be virtually unused anyway.

The dimensions of several of the components of the package assembly were determined by mechanical or process constraints. A thickness of .020 was determined to be the minimum for the package base to maintain structural stability. The base thickness dimension has a tolerance of .002. The flange on the stepped lid was set by sealing process parameters at .005 with a negligible tolerance. Welding process guidelines also fixed the seal ring thickness at .040 nominal to prevent any braze reflow from occurring. A 10% tolerance on the cofired ceramic layers was taken into consideration and the remaining requirement was a minimum internal height above the capacitor mounting area of .055 which included a maximum R11 capacitor height of .040, allowance for epoxy mount, and clearance to the lid.

Based on all the restrictions and requirements detailed above, the final design was formulated. Seven ceramic layers were required for the eight metalization layers listed in Table 5. In order to accommodate the internal bypass capacitors and still fall within the 120 JEDEC height ceiling, a thickness of .007 nominal was indicated for the ceramic layers. The capacitor mounting pads were placed on top of the second ceramic layer instead of the first to ensure structural stability of the windowframe. The z-axis stackup in the capacitor mounting areas is shown in Table 6.

Table 6. Stackup for Capacitor Mount

Component	Nominal (inches)	Minimum (inches)
Layers 3 through 7 Seal Ring Lid	.035 .040 010	.0325 .036 011
Total	.065	.0575

The resulting z-axis overall package layup along with minimum and maximum dimensions is shown in Table 7. For assemblies in which all components are concurrently at worst case thicknesses, the package would be outside the height ceiling of .120. It is unlikely that this would occur, especially since the 10% tolerance on the cofired ceramic multilayer windowframe is an absolute maximum which is not normally experienced. All cofired ceramic manufacturers are working toward improving this thickness tolerance and it should continue to

decrease in the future. If, in fact, the assembly does stack up to a thickness above the height ceiling (greater than .115 for an unsealed package), the vendor will be required to grind the seal ring in order to bring the assembly under the height ceiling.

Table 7. Package Z-axis Layup

Component	Nominal (inches)	Minimum (inches)	Maximum (inches)
Base Layers 1 and 2 Layers 3 through 7 Seal Ring	.020 .014 .035 .040	.018 .0126 .0325 .036	.022 .0154 .0385 .044
Lid	•005	.005	.005
Total Package  Total Substrate  Cavity Depth	.084	.0741	.1249 (See Text)
Total Capacitor Cavity Depth	.065	.0575	, 

In summary, the package designs are generic and can be used to house almost any set of VHSIC chips. The multipoint power and ground scheme is appropriate for use at VHSIC speeds and the I/O count of both packages is sufficient for almost any perticular functional block. The package configuration is thermally efficient and the electrical characteristics are desirable (see electrical section of this report).

#### 2.1.5 Lid Design

The two lid designs were basically dictated by process parameters for seam welding. Based on the seal ring sizes, which were determined from the overall package sizes, the lids were designed to be a total of .005 smaller than the outside dimension of the seal ring. A Kovar lid with electrolytic gold over electrolytic nickel plating was specified since this material combination matches that of the seal ring. A .005 thick flange was specified with a flange width of .050. An overall lid thickness of .015 was specified. This thickness provides structural stability on both packages as long as leak testing per MIL-STD-883 was done at the low end of the pressure scale. A thicker lid could be introduced, especially for the 308 lead package, if the thickness would not interfere with the circuitry and parts on the drop-in substrate. To allow for the capacitors, the lid could be etched out in the capacitor mounting areas just as it is in the flange area to provide an increased height ceiling in those areas. A drawing of these lid designs can be found in Appendix B as dash numbers -7 and -8 in TI Source Control Drawing #2891091.

After both package types were received and reviewed, it was found that the seal ring experienced a small degree of bowing toward the center of each of the four sides which caused the lid to be slightly oversized at these points. Since it is important for the lid to be only a few mils within the seal ring in order to achieve successful seam welds, the lid designs were modified to be .005 smaller than the original designs. This is, in essence, a total of .010 smaller than the nominal seal ring dimension. A drawing of these latest lid designs can be found in Appendix B as dash numbers -13 and -14 in TI Source Control Drawing #2891091.

## 2.1.6 Socket and Extraction Tool Design

The design and procurement of test sockets for both the 196 lead and the 308 lead packages were important parts of the program since electrical testing and characterization really cannot be done without them. In the case of leaded packages, especially fine pitch ones which can be quite fragile, the design of a carrier to protect the package during assembly and test is also critical. For the LABCOM VHSIC Multichip Package Development Program, the carrier and socket were designed so that the all-purpose carrier was compatible with the socket and the part could be inserted into the test socket without being removed from the carrier. This minimizes the packages' exposure to potential damage. As previously mentioned in this section, a socket/carrier combination for the 196 lead package had aiready been tooled by 3M/Textool for use by LSI Indusries. This set was purchased for use with the 196 lead package. A package loading and extraction tool was required for use with the Textool carrier. This tooling was designed and built by TI and a drawing of the tool can be found in Appendix B under the title "Loading Fixture for the 196 Lead Package Carrier."

Unlike the 196 lead socket and carrier, the 308 lead package required new custom tooling for its socket and carrier. An appraisal of potential suppliers yielded a range of quality and price so samples from each of these suppliers were obtained and evaluated by TI test engineers for performance, reliability, and overall suitability for this application. There were only three vendors capable of building a socket of this type and Nepenthe/Yamaichi by far outdistanced the other two in virtually every area. The Nepenthe socket is a highquality, dependable part. All contact pins are positioned securely in the socket base, unlike those of their competitors. The carrier uses a latching mechanism and, thus, requires no loading/unloading fixturing. Location of the carrier with respect to the socket base is accomplished through the use of precisely located steel pins, ensuring consistent contact between package and socket. Additionally, TI was already using the 172 pin version of this socket successfully on another program. Drawings of the 308 lead socket and carrier were purchased from Nepenthe and drawings of them can be found in Appendix B under the titles "Socket, LABCOM 308 Lead" and "Carrier, LABCOM 308 Lead."

# 2.1.7 Lead Form and Clip Tool Design

A lead forming and clipping tool was needed for both of the packages. A lead formation for surface mounting the packages was defined and is shown on TI drawings #2795722 and #2795724 in Appendix B. Based on this lead formation an existing generic forming and clipping tool design was modified to accept both the 196 lead and 308 lead packages. This is a spring-loaded fixture that performs all actions including clamping, forming, and clipping of the leads. A drawing of the tool can be found in Appendix B as TI drawing #M-A-2686134.

## SECTION III

#### PROCESS SUMMARY

#### 3.0 INTRODUCTION

The following pages contain a detailed discussion of the steps involved in the assembly of the module from fabrication of the thick-film interconnect to final sealing. The information is presented in a format that follows the Assembly Work Orders found in Appendix A for each of the assembly levels. Each step in the construction process is identified and detailed. A set of photographs of the equipment used can be found in Appendix D. Detailed artwork for the thick-film interconnect is provided in Appendix E.

#### 3.1 CONTRACTUAL REQUIREMENTS

4.3.10 CHIP INTERCONNECTION The contractor shall specify the type of interconnection system that will be used; e.g., multilayer ceramic, TAB, area TAB, etc. The method selected shall stress low capacitance, resistance, and inductance. The interconnection method must be flexible such that customized signal layers can be incorporated into the package design. If a polymer is used, the amount of this material shall be minimized to reduce possibility of moisture in the package. The chip interconnection definition shall be accomplished using CAD routing.

#### 3.2 THICK-FILM INTERCONNECT DESIGN

#### 3.2.1 Circuit Definition

Purpose - To clearly define all requirements of the finished part before any layout work begins.

Procedure - Obtain a finalized version of a detailed schematic and do any required worst case analysis to determine any potential problems with high current paths or signal lines susceptible to cross talk or noise.

#### 3.2.2 Recognition of Special Limitations

Purpose - Recognize any special situations unique to the project at hand and define any compromises needed to accommodate those situations.

Procedure - Define the special requirements and how the normal flow will need to be altered to accommodate those requirements. In the case of the VHSIC interconnect, special requirements included such items as a predefined substrate shape and size, predefined I/O pad locations, the need for extra ground planes as shields, and the preference for having no top-layer interconnections to enhance both aesthetics and yield in the TAB bonding process.

## 3.2.3 Artwork Generation

Purpose - Generate physical patterns on a scale large enough to maintain necessary tolerances.

Procedure - Cut-and-peel rubylith artwork is generated and meticulously checked for continuity and adherence to design inputs.

## 3.2.4 Film Reduction

Purpose - Reduce the rubylith artwork to 1X for use as photomasks.

Procedure - The artwork is photographically reduced in one or multiple steps and printed on high-definition film.

#### 3.3 THICK-FILM INTERCONNECT FABRICATION

#### 3.3.1 Screen Fabrication

Purpose - To generate screens for use in screen printing.

Procedure - Expose the photosensitive emulsion on the screens through the photomasks thus transferring each layer pattern to a screen.

## 3.3.2 Screen Print

Purpose - To physically print the layer patterns onto a substrate.

Procedure - Alternate layers of conductor and dielectric are printed on the ceramic substrate by forcing appropriate inks and pastes through the patterns on the screens in a screen printer. Each layer is dried for a short period and then fired in a belt furnace to purify and stabilize the material into its final state. Seven dielectric and eight conductor layers were alternately printed and fired for this particular part. All screen printing was accomplished with an AMI Presco #885 screen printer. Drying and firing was done in a BTU #DR854D drier and a BTU #TFM 82230B460N48 furnace.

#### 3.3.3 Laser Scribe and Break

Purpose - To remove from the substrate excess ceramic necessary during screen printing but not acceptable on the finished part.

Procedure - A laser is used to cut partway through the substrate along the final dimension lines and then all excess ceramic is broken away from the part along those scribe lines. Scribing uses a low-power laser beam to avoid much of the splattering that occurs when drilling completely through the substrate. Some laser drilling prior to screen print was also done on these parts to accommodate the chamfered corners. All laser scribing and drilling was done with a Coherent General #M46 CO<sub>2</sub> laser.

#### 3.4 TAB TAPE ASSEMBLY

#### 3.4.1 Wafer Inspection

Purpose - To inspect the wafers prior to metallization with TiW and gold.

Procedure - Each wafer must be inspected for contamination by oil, dust, dirt, fibers, or other residues. If contamination is found, indicate the problem on the trouble sheet and clean the wafer. Reinspect after cleaning. If the contamination is still present, contact process engineer. The wafer shall also be free of any scratches greater than .250 inches. If scratches do exist, record them on the trouble sheet. The pads of the individual die must also be inspected to ensure that they are free from damage from probing and residual protective oxide. Record any discrepancies.

#### 3.4.2 Metallization

Purpose - An adhesive, barrier, and protective layer of metallization must be deposited on the wafer to provide a seal for the aluminum bond pad. The metallization must also provide a current conducting path for plating of the gold bump.

Procedure - A TiW alloy/gold metallization system was chosen. The Ti/W provides excellent adhesion to the aluminum bond pad, as well as providing a barrier to the gold. The gold serves as a protective layer to the Ti/W and also is capable of carrying the plating current. This metallization is DC magnitron sputtered in an MRC 903 system (Appendix D, Fig. D-1). The thickness of the Ti/W is  $1500\,\text{Å}$  and the gold  $5000\,\text{Å}$ . The thicknesses are checked using a Veeco Series 5000 four-point probe (Appendix D, Fig. D-2).

#### 3.4.3 Photoresist

Purpose - A method to mask off all but the I/O or bond pads of each chip is required to provide a plating mask for the gold bumps.

Procedure - The wafers are photoresisted using a Zicon series 10,000 autocoater (Appendix D, Fig. D-3). American Hoechst Corporation's AZ-4902 photoresist is used to coat the wafers. The photoresist is deposited in a three-step process with soft bakes in between each spray, until a final thickness of 22-25 microns is obtained. The wafers are soft-baked in a Blue M forced air oven to drive out any remaining solvents (Appendix D, Fig. D-4). Two blank wafers are always run with the live SRAM wafers for exposure and thickness measurements. The thickness checks are taken using a Tencor Alpha Step 200 profilometer (Appendix D, Fig. D-2).

## 3.4.4 Exposure and Development

Purpose - In order to plate the bond pads of the chip, exposure and development out of the pads is required to create a window in which to plate.

Procedure - The wafers with the photoresist in the soft-baked condition, are loaded into a Canon PLA 501F proximity printer (Appendix D, Fig. D-4). The mask used to expose the wafers is a modified protective overcoat mask. mask is manufactured from quartz with an antireflective chrome surface. only openings on the mask are that of the bond pad pattern. The bond pad openings are reduced in size to allow for photoresist flow during hard bake. One blank wafer is aligned to the mask and exposed in the hard contact print mode of the Canon. This wafer is then developed in AZ-421K developer for a fixed period. The wafer is then inspected under an infrared scope (Appendix D, Fig. D-5) to ensure that there is no residual photoresist on the bond pad. Photoresist will fluoresce under infrared light. If there is residual photoresist then the exposure time is increased and another blank wafer is run through the sequence. When the final exposure time is determined for this batch of wafers, then the live SRAMs are processed. Following the correct exposure and development of the resist, the wafers receive a final hard bake to drive out all of the remaining solvents.

#### 3.4.5 Inspection of the Photoresist

Purpose - To ensure that the bond pads are clear of any residual photoresist contamination, and to repair any defects that are present in the resist.

Procedure - The wafers are once again examined under the infrared scope to check for resist in the area to be plated. If any is found, then the wafers are stripped and reprocessed. Any "dinks" or imperfections in the photoresist are manually repaired by painting over the open areas with some photoresist in order to cover up these spots so that they will not plate.

# 3.4.6 Gold Bump Plating

Purpose - Tape automated bonding requires some type of bump to which to bond the TAB tape. The bumps used for the VHSIC SRAMs are electroplated gold bumps. This gold bump, together with the metallization, also provides a seal for the easily corroded aluminum bond pad. These bumps should be in the 90 knoop hardness range in order to provide cushioning to the bond pad during bonding.

Procedure - An IMI EPM 149-2 bump plater is used (Appendix D, Fig. D-5). This plater is referred to as a fountain-type plater due to the inverted manner in which the wafer is presented and the water bubbler type arrangement of the plating solution flow. There are three cathodic connections to the wafer via teflon-coated pins and a platinized titanium anode which is directly opposing the slice. The plating bath is Selrex 309 solution, which is plated at a current density of  $4~\text{A/ft}^2$  for 80--100~minutes. The resulting bump height is 22--25~microns.

## 3.4.7 Photoresist Strip

Purpose - It is necessary to remove the photoresist to enable the eventual removal of the TiW/Au metallization covering the wafer and shorting all the chips together.

Procedure - The AZ-4902 is easily removed by rinsing in acetone.

## 3.4.8 Gold Etching

Purpose - To remove the thin-film sputtered gold layer.

Procedure - The wafers are first ashed in a Microscience Plasmalab plasma reactor (Appendix D, Fig. D-6) at 100W for 3 minutes. This is to ensure a clean surface prior to the wet gold etch. This is imperative in order to achieve a uniform etch rate over the entire wafer. The wafers are etched using a wet cyanide etch. Each wafer is done individually in beaker format. The trade name for the etch is Technistrip II. Following the gold etch the wafer receives a thorough rinsing in DI water.

#### 3.4.9 Ti/W Etching

Purpose - To remove the thin-film sputtered Ti/W layer.

Procedure - The wafers are once again processed a single wafer at a time in a beaker. Ti/W is etched using a heated solution of 30% hydrogen peroxide. A few grains of ferrous ammonium sulfate are added to reduce the possibility of Ti/W residues. When the Ti/W is removed, the wafer is rinsed in DI water for at least 5 minutes to ensure that all of the etchant is diluted and the wafer is clean.

## 3.4.10 Wafer Mounting

Purpose - The wafer has undergone a series of process steps, all of which have resulted in there now being a gold bump where before there was just an aluminum bonding pad. The wafer mounting step prepares the wafer to be sawed into individual chips.

Procedure - The wafers are mounted on a sticky tape and this tape is stretched onto a metal frame which is held in the saw. This allows the chips to be sawed all the way through. This eliminates the usual edge burr problem associated with breaking the chips should one use the scribe-and-break routine. Edge chipping and corner cracking are virtually eliminated.

## 3.4.11 Wafer Dicing

Purpose - To separate the wafer into individual chips.

Procedure - The wafers are diced on a Microautomation dicing saw (Appendix D, Fig. D-7). There were no unusual processes or procedures required, and sawing was completed in accordance with standard sawing techniques.

#### 3.4.12 Inspection of Diced Chips

Purpose - To inspect individual chips after dicing for defects that will make the chip unbondable or nonfunctional.

Procedure - Inspect every bump on a chip to ensure that it is correctly formed and that:

- There are no large nodules on the bump.
- The bump is centered in the aluminum.
- There are no scratches on the chips or bumps.
- The bumps are not shorted.
- There is no excess gold or other contamination on the chips.

If scratches, voids, discoloration, corrosion, bridging, or any other defect of the metallization or bumps is noticed, then the chip will be rejected.

# 3.4.13 Interlead Bonding

Purpose - The chips with 22-25 micron high gold bumps are now assembled to 35 mm TAB tape. Two different tape designs were used. The first tape was designed to be mounted in the cavity of an interconnect, appropriately the TAB leads had a bend or a kink in them to act as a stress relief. This tape was manufactured by 3M Corporation and is a two-layer tape. The delivery of the interconnects for which this tape was designed was questionable. Therefore, a second tape design was initiated. This tape design has straight leads and is designed to withstand a mechanical lead-forming operation. This tape is a three-layer construction and was laminated by International Micro Industries (IMI) and etched by Mesa Corporation. The latter tape was used for interconnecting the chips to the TI multilayer thick-film substrate.

Procedure - Innerlead bonding is accomplished on an IMI 1207 bonder (Appendix D, Fig. D-8). This bonder is a manual laboratory type. The TAB tape is gold plated and the bumps on the chip are also gold, a gold-to-gold thermocompression bond is therefore created. The chips and the tape are presented in a singular manner, are positioned to each other with a mechanical joystick and bonded using a flat solid heated tool. The chips are also back-headed to decrease the thermal shock of the bonding tool.

#### 3.4.14 Innerlead Bond Inspection

Purpose - To ensure that all of the TAB leads are bonded and aligned.

Procedure - The TAB-bonded chips are first checked for alignment. The leads should not extend more than 50% across the space between the pads. A visual check of the bonding of the leads is then done. The innerlead bonding tool will leave a bright mark on the leads. Any lead not marked or otherwise appearing unbonded is checked on the Dage Microtester 22 (Appendix D, Fig. D-9). The leads must withstand a nondestructive test of 10g.

#### 3.4.15 Isolation Tape

Purpose - The leads on the TAB tape are all electrically shorted together. The tape is manufactured in this manner to enable the electroplating of gold. In addition, this provides increased static protection for the chip during innerlead bonding. These leads must therefore be separated from each other in order for the chip to be electrically tested on tape.

Procedure - A punching die to perforate the gold-plated copper busing bars for the IMI single chip TAB tape was manufactured (Appendix D, Fig. D-10). This punch was not successful in isolating all of the leads due to some minor design errors in the TAB tape. It was necessary to further cut the TAB tape with an X-acto knife. This problem is easily solvable through proper TAB tape design and is of no concern. Since the leads are all separate, the chip is easily static damaged so ground straps and air ionizers should be used.

## 3.4.16 Electrical Test (See Electrical Section for Details)

#### 3.4.17 Excise

Purpose - The leads of the single-chip TAB must be cut to the proper length to allow for its mounting to the interconnect.

Procedure - A punching die was fabricated (Appendix D, Fig. D-10) to shear all of the leads at once to the correct length. The single-chip TAB is loaded individually into the die set, then the level press is lowered and the finished part is removed. Once again static protection techniques should be utilized.

# 3.4.18 Die Mount

Purpose - The die must be mounted to provide a thermal and mechanical link to the interconnect. For LABCOM the interconnect is a thick-film ceramic multilayer board.

Procedure - The dies are lead-formed using a forming tool (Appendix D. Fig. D-10). Once the leads are formed, a small amount of Amicon C-990 epoxy is dispensed in four places onto the interconnect. The chips are then manually mounted onto the interconnect and positioned properly. The epoxy is then cured in a vacuum oven.

#### 3.4.19 Outerlead Bonding

Purpose - To electrically and mechanically connect the single-chip TAB parts to the interconnect.

Procedure - The VHSIC SRAMs were outer-lead bonded on a TI modified K and S single-point manual thermosonic wire bonder. The four-chip substrate is loaded into the bonder on a heated stage. The bonding tool is also heated and is an ultrasonic horn. The tool is brought in contact with the TAB tape and the ultrasonic power is applied. The metallurgy of the bond is a gold TAB tape to the gold thick-film. The wide power and ground TAB leads were bonded twice to provide a good electrical connection area.

#### 3.4.20 Outerlead Bond Inspection

Purpose - To visually inspect the outerlead bonds for shorts or opens, as well as any other defects.

Procedure - The four-chip module is bonded to the thick-film substrate. At this point, a thorough visual inspection is done to check the chip, TAB, and substrate for defects. Defects include scratches, debris, bent leads, unbonded leads (both inner and outer), and cracks.

#### 3.5 MODULE ASSEMBLY

#### 3.5.1 Substrate Mount

Substrate attachment was performed with Ablefilm ECF-550-1 conductive epoxy film which was cured at  $170 + - 10^{\circ}$ C for 1.0 + - 0.1 hours in a temperature monitored oven.

## 3.5.2 Wire Bonding

Package interconnect was accomplished with a Mech-El Model 827 thermosonic ball bonder. One mil gold wire of 99.975% purity was used as the interconnect material.

## 3.5.3 Wire Bond Inspection

All wire bonds were inspected at 30X magnification for current placement and visual criteria requirements per MIL-STD-883C, Method 2017.

#### 3.5.4 Bond Strength

A 2g nondestructive bond strength test was performed on 100% of the bonds with a Dage MCT20 microtester per MIL-STD-883C, Method 2023.

### 3.5.5 Preseal Electrical Test

An electrical test was performed in accordance with the procedures outlined under functional testing in Section II of this document.

## 3.5.6 Package Seal

Package sealing was performed in a dry nitrogen atmosphere with less than 10 PPM water vapor on a Model 161 Superior Lee Seam Welder.

# 3.5.7 Visual Mechanical

Prior to final electrical test, a visual mechanical inspection was performed to ensure conformance to MIL-STD-883, Method 2009.7.

# 3.5.8 Final Electrical

A final electrical test was performed in accordance with the procedures outlined under function testing in Section II of this document.

#### SECTION IV

#### TEST RESULTS

#### 4.0 INTRODUCTION

Electrical testing was partitioned into two separate tasks. The first task undertook to provide pretesting capabilities and interconnect verification. The second task was designed to verify the electrical performance of the package at digital clocking rates of 100 MHz. The lirst task was termed 'Functional Testing' and the second task was termed 'Characterization Testing.' Tables 8 and 9 summarize the efforts completed for each task.

Table 8. Functionality Testing Subtasks.

Tas	k
-----	---

#### Performed On

Wafer probe TAB tape test	SRAM slice Single SRAM mounted to 35mm tape
Substrate test	Quad SRAM on interconnect
Module test	Quad SRAM interconnect mounted in package
Final test	Quad SRAM in sealed 196 lead package

Table 9. Characterization Testing Subtasks.

#### Task

## Performed On

Continuity test
Transmission characteristics
Power plane analysis
Current delivery
Grounding network analysis

All conductors - 196 & 308 lead packages Signal lines - 196 & 308 lead packages 3 power planes - 196 lead package only Power/ground networks - 196 lead package Ground network - 196 lead package

#### 4.1 CONTRACTUAL REQUIREMENTS

- 4.3.9 ELECTRICAL PROPERTIES Critical electrical parameters of the package, with respect to VHSIC device and system performance, shall be optimized to the maximum extent feasible. Package trace resistance, capacitance, and inductance, along with ground plane resistance and proximity to signal lines, shall be appropriate to meet VHSIC chip applications with system clock rates of 100 MHz.
- 4.3.11 CHIP PRETESTABILITY A suitable approach shall be chosen to permit the pretesting of VHSIC chips before they are mounted into a package.

# 5.2 TEST PLAN Special provisions

a. Electrical characterization of packages including R, L, and C measurements of I/O lead metallization and package insulation resistance.

b. Electrical characterization of chip interconnect system using VHSIC or VHSIC-like chips.

## 4.2 SUMMARY OF TEST SEQUENCE

Package and interconnect integrity was verified by electrically testing four VHSIC SRAMs using the equipment shown in Figs. 6 and 7. Testing was performed at 25°C using the standard final test program for the individual SRAM's. Chip select lines were engaged to test each of the four SRAM's individually.

Each SRAM was probed on TAB tape for full operational parameters. Once mounted to the substrate, the entire assembly was probed again. The final two tests were executed with the substrate mounted into the package and then with the package sealed. The following pages provide the details of the functional testing sequence.

#### 4.3 EXPLANATION OF SENTRY 21 SRAM TEST RESULTS

#### 4.3.1 Introduction

The following is an explanation of the test data log printout produced by the Fairchild Sentry 21 tester during the test of a TI 8K x 9 VHSIC SRAM. Included is an actual data log from the Sentry that was produced during SRAM testing for the LABCOM VMC program. The printout has been broken up to better facilitate the explanation. Also included are some example printouts that illustrate the different data logs produced by the Sentry for each of several different test results. These examples include both successful and unsuccessful test data logs.

#### 4.3.2 Header

The header simply contains date, time, and serial number data and identifies the program being executed.

(Station 3) (Date) (Time)

STAT3 01-20-87 09:03

TEST PROGRAM TSRAM S/N 11

(Program Identification) (Device Serial Number)



Figure 6. Sentry test system with SRAM probe station.




Figure 7. Sentry test head with 196-lead socket.

# 4.3.3 Address Byte Pair Search

This part of the test steps through the address pairs of the SRAM and measures the chip select access times. The access times printed should be multiplied by 10E-10 seconds.

(26 Address Pairs)							(Ch	ip Se	lect	Acces	s Tim	es -	Non P	ipe)	
(Add	sw)	(Row	Col)	(Row	Col)	(DQO)	(DQ1)	(DQ2)	(DQ3)	(DQ4)	(DQ5)	(DQ6)	(DQ7)	(DQ8)	(ALL)
AXO		0	0	1	0	672	666	664	661	666	630	659	655	680	680
AXC		377	37	376	37	680	689	700	702	683	658	672	689	695	683
AX1		10	1	12	1	655	664	669	667	666	637	667	617	681	686
AX1		367	36	365	36	725		****	772	752	730	739	764	723	708
AX2		22	4	26	4	662	667	681	675	684	645	669	670	689	692
AX2	2	355	33	351	33	677	683*	****	689	683	645	666*	****	694	695
AX3	*	61	13	71	13	670	670	677	667	672	634	672	672	687	687
AX3	<b>*</b>	316	24	306	24	678	677	677*	****	673	644	672	670	683	684
AX4	*	140	7	160	7	675	677	687	667	681	650	672	672	694*	****
AX4	*	237	30	217	30	683	689	686	683	683	650	683	686	695	691
AX5	,	300	14	340	14	673	678	684	675	680	644	680	675	687*	****
AX5	<b>i</b>	77	23	37	23	741	775	752	752	756	736	706	769	727	784
AX6	,	204	16	304	16	667	677	683	672	683	645	672	677	683	683
AX6	•	173	21	73	21	672	630	689	692	692	652	675	686	686	692
AX7	,	24	11	224	11	675	678	680	670	681	644	672	672	691*	****
AX7	,	353	26	153	26	689	694	698	691	689	655	683	681	692	695
AY0	*	257	2	257	3	661	675	670	667	672	634	661	666	677	680
AYO	<b>/</b> *	120	35	120	34	683	700	700	700	695	65 <b>9</b>	683	687	706	706
AYl		360	10	360	12	725	752	752	741	752	727	739	766	728*	****
AY1		17	27	17	25	697	706	706	703	700	666	695	698	697	706
AY2		334	2	334	6	658	659	686	700	670	675	666	703	672*	****
AY2		43	35	43	31	603	622	648	644	706	659	614	614	614	694
AY3		241	5	241	15	578	597	586	592	597	556	589	589	600	600
AY3		136	32	136	22	609	631	614	614	650	636	600	612	606	659
AY4		375	0	375	20	577	600	586	589	580	548	569	583		****
AY4		2	37	2	17	572	577	583	578	614	550	562	575	589	614
		_		_	_										_

# 4.3.4 Failure List

The failure list tabulates the bad memory cells by column and data line (DQ). The number '9999' in this list indicates that no error was found for that particular address. The Sentry will print out up to ten errors, five per memory half.

	(Left (Col)	Half) (DQ)	(Right (Col)	
BAD	0	1	9999	9999
BAD	7	1	9999	9999
BAD	8	0	9999	9999
BAD	9999	9999	9999	9999
BAD	9999	9999	9999	9999

#### 4.3.5 Footer

The footer line restates the device serial number, gives the slice coordinates (which are only important when testing whole slices), and states the bin number (see Table 10). The footer line also gives the VDD power supply standby current and active current (IDDSB and IDDACTIVE, respectively), and the total number of good byte pairs in the memory. The total number of good byte pairs is the sum of the good address byte paris (26 maximum) and the good additional byte pairs (234 maximum).

```
4 3 7 30.00E-03 142.0E-03 **** 0 0 252 **** **** ****

(S/N) (Slice) (Bin) (IDDSB) (IDDACTIVE) (No. of Good Byte Pairs)
```

Table 10. Bin Number Decode.

<pre>1 = Continuity Failure</pre>	7 = Fail March Pattern
2 = Power Trips	8 = CNRAM Bit(s) Bad
$3 = I_{dd} > 80 \text{ mA}$	9 = Pass March Pattern
$4 = I_{dd} < 2 \text{ mA}$	10 = More Than 2 Bits Bad on Row 0
5 = Pipe Bit Bad	ll = Repairable
6 = Not Used	12 = Catastrophic Failure

#### 4.4 DATA LOG EXAMPLES

The following pages contain examples of Sentry 21 test data log printouts for SRAM tests. The ten printouts contain one example of each of the ten different test results we encountered during SRAM testing for the LABCOM program. The test results are characterized by the bin number that appears in the footer line of the printout. Table 10 defines the bin numbers produced by the Sentry. Most of the examples are of unsuccessful tests. The successful tests are labeled as bin 9 for 100% functionality and bin 11 for repairable. All of the other bin numbers describe a type of failure.

#### 4.4.1 Bin 1, Continuity Failure

This bin number is assigned to parts with opens, shorts, and major tristate failures (Fig. 8). The Sentry halts the test at this point and current levels are not displayed for this bin.

STAT3	01-20-87	08:46		
TEST PROGRAM	TSRAM	s/n 1		
1	1			
BAD 9999 9999	9999 999	9		
BAD 9999 9999	9999 999	9		
BAD 9999 9999	9999 999	9		
BAD 9999 9999	9999 999	9		
BAD 9999 9999	9999 999			
1 4 1	1 9999	9999 ****	**** 0 **** ****	**** ****

Figure 8. Bin l example.

## 4.4.2 Bin 2, Power Trips

Bin 2 indicates that one or more of the power lines is drawing current far above normal levels (Fig.9). This condition does not necessarily mean a short circuit (bin 1) but indicates some other major power drain. The Sentry halts the test at this point and current levels are not displayed for this bin.

STAT3 TEST PI	ROGRAM	01-2 TSRAM	0-87 09:49 S/N	34				
BAD	9999 999 9999 999	9 999	9 9999 9 9999 9 9999					
BAD 9	999 999 999 999 999 999	9 999	9 9999 9 9999					
34	9	6 2 9	999 99	999	****	0 ****	****	***

Figure 9. Bin 2 example.

### 4.4.3 Bin 3, Idd > 80 mA

Bin 3 is similar to bin 2 in that it is an excessive current failure. The difference is that bin 2 looks for gross failures on all power lines while bin 2 catches high current levels of  $I_{\rm dd}$  too small for bin 2 to detect. The Sentry halts the test at this point and current levels are displayed. The IDDSB and IDDACTIVE for the example of Fig. 10 are obviously too high.

STAT3				01-20-	-87 09	:38							
TEST I	PROGRA	AM.	TSRAM		s/n	26							
BAD	9999	9999	)	9999	9999								
BAD	9999	9999	•	9999	9999								
BAD	9999	9999	)	9999	9999								
BAD	9999	9999	)	9999	9999								
BAD	9999	9999	)	9999	9999								
26	2		5 3	226	OE-03	216.0E-0	3 ****	***	0	***	****	****	****

Figure 10. Bin 3 example.

# 4.4.4 Bin 4, Idd < 2 mA

The Sentry produces a bin 4 error if  $I_{\rm dd}$  is far too small. This condition is not necessarily an open (bin 1) but causes the part to fail. The Sentry halts the test at this point and current levels are displayed. The footer line of the example in Fig. 11 indicates an IDDSB of -2 mA.

STAT3 TEST	PROGRA	ΔM	02-0 TSRAM	3087 09 S/N	:28 34			
BAD BAD BAD BAD BAD	9999 9999 9999 9999 9999	9999 9999 9999	999 999 999	9 9999 9 9999 9 9999 9 9999 9 9999 000E-03	128.0E-03	**** ***	0 ***	**** **** ****

Figure 11. Bin 4 example.

# 4.4.5 Bin 5, Pipe Bit Bad

A bin 5 error indicates that the pipeline active indicator bit in the SRAM's status register has failed to operate normally. The Sentry halts the test at this point and current levels are displayed. The currents for the example in Fig. 12 are typical values. However, most SRAM's that suffer pipe bit failures draw a greater than typical current.

STAT3		01-	20-8	7 10	:30								
TEST I	PROGRAM	TSRAM			S/N	61	61						
BAD	0	0		16	0								
BAD	0	1		16	1								
BAD	0	2		16	2								
BAD	0	3		16	3								
BAD	0	4		16	4								
61	1	9	5 2	0.001	E-03	78.00E-03	****	29	0 **	** ***	* ****	****	

Figure 12. Bin 5 example.

#### 4.4.6 Bin 6, Not Used

## 4.4.7 Bin 7, Fall March Pattern

If the SRAM passes all continuity, tri-state, and control RAM tests, it progresses into the address byte pair search part of the test. The SRAM must suffer five or more cell failures during the address byte pair search to be labeled bin 7. The failures that occur will be included in the failure list. The asterisks that appear in the access time section of the example in Fig. 13 indicate the failures. In most cases, a SRAM that fails the march pattern will have less than the maximum 260 good byte pairs.

## 4.4.8 Bin 8, CNRAM Bit(s) Bad

CNRAM refers to the SRAM's control registers. These registers are tested immediately after the continuity and tri-state tests. If one or more of the bits in these registers fail, the Sentry halts the test at this point and current levels are displayed. As is the case in the example of Fig. 14, the standby and active currents for a device with CNRAM failures are usually very high.

#### 4.4.9 Bin 9, Pass March Pattern

This bin is assigned to the SRAM's that test 100% functional. The part must pass all continuity, tri-state, CNRAM, and address byte pair search tests. The access times and currents must be within acceptable limits and the device must have the maximum 260 good byte pairs. Fig. 15 is an example of a 100% functional SRAM data log.

#### 4.4.10 Bin 10, More Than Two Bits Bad on Row 0

If the Sentry detects more than two errors on the first row of the memory, it aborts the test at that point. This problem has never been encountered, so there is no example printout.

STAT3			01-20-87	08:49									
TEST PRO	GRAM	TSR	AM	s/n	4								
AX0* 0	0	1	0	764	797	780	787	778	745	750	775	775	795
AX0* 377		376		706	695	691	695	683	655	670	692	700	706
AX1 10	1	12	1	666	677	683	675	670	637	658	681	678	681
AX1 367		365		692	706	706	702	692	689	686	702	700	706
AX2 22	4	26	4	662	667	675	667	669	636	659	672	670	677
AX2 355		351		672	687	686	687	681	647	662	672	686	689
	13		13	675	684	694	686	683	653	664	692	683	694
AX3* 316	24	306	24	686	692	695	692	684	650	672	683	683	695
AX4* 140	7	160	7	667	684	683	678	675	647	666	687	683	691
AX4* 237	30	217	30	675	694	689	706	683	650	672	675	689	695
AX5 300	14	340	14	702	720	731	700	717	678	731	706	695	781
AX5 77	23	37	23	744	787	775	781	764	739	734	761	723	787
AX6 204	16	304	16	667	683	684	678	678	650	659	678	683	684
AX6 173	21	73	21	675	628	689	689	680	656	672	687	689	692
AX7 24	11	224	11	672	678	689	678	675	650	664	678	683	689
AX7 353	26	153	26	681	698	694	692	683	650	667	675	687	695
AY0* 257	2	257	3	672	687	689	678	681	650	658	675	689	691
AY0* 120	35	120		686	695	698	697	689	652	673	689	700	702
AY1 360	10			722	750	753	761	750	723	731	752*	****	****
AY1 17	27	17		695	702	705	702	700	662	683	700	705	706
AY2 334	2	334	6	658	700	683	695	670	677	662	700	667	700
AY2 43		43	31	659	647	653	700	717	672	627	639	634	716
AY3 241	5	241		614	675	667	655	636	639	614	644	647	659
AY3 136		136		603	625	611	612	659	642	600	606	605	659
AY4 375	0	375		573	600	584	591	580	567	566	580	597	600
	37		17	569	578	580	591	620	567	555	570	587	620
BAD	o o	0 ~	31	3	5,0	,,,,	,,,	020	50.	222	2.0	20.	•••
BAD	Õ	i		199									
BAD	0	2		99									
BAD	ŏ	3	9999 99										
BAD	1	Õ	9999 99										
4	7	2	7 36.00E		6.0E-	na *	***	٥	0	250 *	*** *	*** *	***
7	•	4	, 30.000	1-03 13	UOUE	() <b>"</b>		U	U	4J7 ^			

Figure 13. Bin 7 example.

STAT3			01~20	-87 0	9:36						
TEST PR	ROGRAM	T	SRAM	S/1	N 25						
BAD	0	0	16	0							
BAD	0	1	16	1							
BAD	0	2	16	2							
BAD	0	3	16	3							
BAD	0	4	16	4							
25	1	5	8 134	0E-03	202.0E-03	****	0	0 ****	***	***	****

Figure 14. Bin 8 example.

STAT															
TEST	PRO	GRAM	1 TSR	AM	S/	'N		6							
AX0*	0	0	1	0		339	819	847	838	858	834	830	845	867	867
AX0*		37	376	37		331	_	842	836	853	828	830	844	863	863
AX1	10	1	12	1		322		841	833	850	828	831	844	859	858
AX1	367	36	365	36	5 6	320	823	834	825	844	822	825	841	853	853
AX2	22	4	26	4		322		839	833	852	833	831	845	859	859
AX2	355	33	351	33	3 8	322	823	839	833	844	816	828	838	861	863
AX3*		13	71	13	3 8	319	809	834	822	845	816	809	836	850	850
AX3*	316	24	306	24		322	823	842	838	850	816	839	848	850	850
AX4*	140	7	160	7	' 8	323	816	839	833	850	825	836	845	861	861
AX4*	237	30	217	30	) 8	339	839	844	844	889	867	856	886	902	891
AX5	300	14	340	14	, 8	322	812	839	830	850	828	827	842	861	861
AX5	77	23	37	23	8	344	838	847	839	855	833	838	850	866	866
AX6	204	16	304	16	, 8	319	809	833	828	847	825	828	838	853	853
AX6	173	21	73	21	. 8	344	833	847	839	853	825	838	850	866	866
AX7	24	11	224	11	. 8	305	816	844	825	850	823	828	842	861	859
AX7	353	26	153	26	5 8	327	828	839	833	850	827	834	842	856	856
AY0*	257	2	257	3	8	309	800	830	817	839	816	809	830	848	848
AY0*	120	35	120	34	. 8	319	833	842	833	850	816	833	844	853	853
AYl	360	10	360	12	: 8	319	805	833	820	848	819	812	839	850	850
AY1	17	27	17	25	5 8	328	839	850	820	855	833	836	853	855	855
AY2	334	2	334	6	5 8	309	766	736	747	752	730	737	748	784	809
AY2	43	35	43	31	. 8	322	781	728	747	750	747	723	741	769	822
AY3	241	5	241	15	7	87	769	730	736	750	720	731	742	775	786
AY3	136	32	136	22	. 8	339	791	734	750	755	750	730	744	772	836
AY4	375	0	375	20	9	339	797	737	750	758	747	733	745	773	839
AY4	2	37	2	17		305	764	733	736	741	739	713	739	750	805
BAD	999	9 9	999		9999 9999										
BAD	999	9 9	999		9999 9999										
BAD	999	9 9	999		9999 9999										
BAD		9 9			9999 9999										
BAD	999	9 9	999		9999 9999										
(	5	5	2	9	18.00E-03	}	92.00E	-03 *	***	0	0	260	1	0	0

Figure 15. Bin 9 example.

# 4.4.11 Bin 11, Repairable

To be classified as repairable, an SRAM must pass all continuity, CNRAM, and tri-state tests and progress into the address byte search. The part must suffer no more than four cell failures out of 72K to be labeled repairable. In some cases, a repairable bar will have no errors listed in the error list. The example in Fig. 16 does list one cell error. Most repairable bars will have the maximum 260 good byte pairs but may have as few as 256.

STAT3 02 TEST PROGRAM TSRAM	-03087 08:32 S/N	1			
1EST PROGRAM ISRAM	5/ N	1			
AX0* 0 0 1 0	892 900	903 900	914 878	898 895	878 914
AX0* 377 37 376 37	886 895	908 900	912 889	891 897	919 917
AX1 10 1 12 1	891 900	905 900	917 880	898 897	880 917
AX1 367 36 365 36	883 883	886 891	905 870	886 880	867 908
AX2 22 4 26 4	850 820	859 822	873 817	844 836	847 866
AX2 355 33 351 33	891 898	906 900	912 873	897 886	881 912
AX3* 61 13 71 13	880 891	900 897	903 873	892 884	870 903
AX3* 316 24 306 24	867 870	886 877	898 856	869 878	900 897
AX4* 140 7 160 7	886 898	905 902	912 877	900 891	878 912
AX4* 237 30 217 30	867 856	887 864	891 853	870 850	<b>859 88</b> 0
AX5 300 14 340 14	886 898	908 903	914 881	900 891	880 914
AX5 77 23 37 23	886 891	914 891	914 873	897 889	867 902
AX6 204 16 304 16	887 897	905 900	909 877	900 886	873 909
AX6 173 21 73 21	891 891	908 898	914 886	895 889	905 914
AX7 24 11 224 11	887 900	903 900	925 817	905 900	873 925
AX7 353 26 153 26	844 809	827 808	828 797	805 808	836 856
AY0* 257 2 257 3	873 878	889 883	900 859	878 878	859 897
AY0* 120 35 120 34	873 867	889 884	891 867	887 880	852 891
AY1 360 10 360 12	877 889	908 808	903 880	889 889	870 908
AY1 17 27 17 25	855 856	878 856	886 842	861 863	891 889
AY2 334 2 334 6	766 772	769 773	781 752	767 773	753 783
AY2 43 35 43 31	844 798	758 787	752 758	723 706	711 850
AY3 241 5 241 15	770 761	758 762	769 744	758 764	747 770
AY3 136 32 136 22	838 795	741 752	747 741	727 714	716 844
AY4 375 0 375 20	870 822	775 792	770 764	752 728	747 872
AY4 2 37 2 17 1 1	791 770	767 770	780 750	762 769	750 792
BAD 9999 9999	24 5				
	199 9999				
	199 9999				
	199 9999				
	199 9999				
		-03 ****	0 0	260 ****	****

Figure 16. Bin 11 example.

# 4.4.12 Bin 12, Catastrophic Failure

For the Sentry to label an SRAM a catastrophic failure, almost all of the cells in the memory must fail. The part will pass the continuity, CNRAM, and tri-state tests but suffer many failures during the address byte pair search. The example of Fig. 17 shows many asterisks instead of access times in the access time section, indicating a large number of failures. The failure list starts at column 0, row 0 and contains the maximum number of errors it can show. Finally, the SRAM in this example has only 20 out of 260 good byte pairs.

STAT3	01-20-87	10:27
TEST PROGRAM	TSRAM	S/N 60
AX1 367 36	365 36	1075***************************** 1062***** 919****
AX2 22 4	26 4	775 800 891*****************
AX2 355 33	351 33	*************
AX3* 61 13	71 13	************
AX3* 316 24	306 24	734**** 736 728 736**** 725 727 747****
AX4* 140 7	160 7	************ 728**** 700 716 717*******
AX4* 237 30	217 30	**************************************
AX5 300 14	340 14	783 805 816 819 808 770 798 805 750 819
AX5 77 23	37 23	*************
AX6 204 16	304 16	*************
AX6 173 21	73 21	892************************************
AX7 24 11	224 11	**************
AX7 353 26	153 26	*************
AY0* 257 2	257 3	*************
AY0* 120 35	120 34	******* 791***************** 752****
AY1 360 10	360 12	1055 917******* 798**************
AY1 17 27	17 25	****************
AT2 334 2	334 6	***************************************
AY2 43 35	43 31	************
AY3 241 5	241 15	**************
		************
AY3 136 32 AY4 375 0	136 22	***********
	375 20	
AY4 2 37	2 17	594 600 600 603 628 567 580 600 614****
BAD 0	0 16	0
BAD 0	1 16	1
BAD 0	2 16	2
BAD 0	3 16	3
BAD 0	4 16	4
60 1	8 12 26.00E	-03 136.0E-03 **** 0 0 20 **** **** ****

Figure 17. Bin 12 example.

## 4.5 FUNCTIONAL TEST DATA FOR DELIVERED MODULE

The following pages contain the Sentry 21 test data log printouts produced during the testing of the  $32K \times 9$  VHSIC SRAM module delivered to LABCOM. Each printout contains the data log representing the test of one SRAM of the X4 module.

The first four data logs were produced on 10 January 1987 during the first substrate level functional test of the four SRAM's mounted together on the thick-film interconnect. The second group of four data logs was produced on 13 January 1987 with LABCOM witnessing the test. This test was conducted at the same assembly level as the first test. The third group of data logs was produced on 20 January 1987. This test was performed on the module after the interconnect had been bonded into the 196-lead package. The package had not

been sealed at this point. The final group of data logs was produced on 27 January 1987. This test was performed on the module after the package lid had been seam welded onto the package seal ring. This test was the final test performed on the module before shipping.

All of the data logs from these tests show that the four SRAM's in the module tested 100% functional all four times they were tested. The chip-select access times dropped dramatically between the substrate level tests and the module level tests. For the module level tests, the unit is placed in a socket that is mounted to the DUT board on the Sentry 21 test head. Therefore, there is no longer an access time delay caused by the cabling between the test head, the probe station, and the probe card. Otherwise, the access times are consistent for each SRAM from test to test. On all of the data logs, the failure lists contain only '9999' which means no failures were found. All of the data logs show the bin number 9. Table 10 in Section 4.3.5 defines bin number 9 as "PASS MARCH PATTERN" which means that the SRAM's passed all tests. tests, the standby current (IDDSB) is measured to be 84 mA, which is four times a typical value of 21 mA for a single SRAM. The active current (IDDACTIVE) varies from 174 mA to 180 mA depending on the SRAM being tested. This value is typical for 3 SRAM's in standby mode (3 \* 21 mA) and one SRAM in active mode (118 mA). Finally, the data logs state that all the SRAMs have 260 good byte pairs, which is the maximum number possible.

# 4.5.1 First Substrate Level Functional Test

STAT3	11:					
TEST PROGRAM	S/N	1				
AX0* 0 0 1	0 1000	859 858	850 852	830 842	850 859 100	)2
	37 994	847 858	841 850	825 847	842 864 99	)4
AX1 10 1 12	1 1003	873 848	845 844	819 836	844 855 100	
AX1 367 36 365	36 983	850 852	847 850	823 842	842 864 86	66
AX2 22 4 26	4 1002	858 853	845 848	830 833	848 858 100	0(
AX2 355 33 351	33 994	844 850	839 850	825 848	844 863 99	32
AX3* 61 13 71	13 1003	872 855	845 852	828 838	848 855 100	)3
AX3* 316 24 306	24 853	845 852	838 856	825 847	841 853 85	6
	7 1003	973 847	852 847	825 839	853 856 100	)3
AX4* 237 30 217	30 850	850 853	844 863	833 852	847 873 87	15
AX5 300 14 340		981 844	848 845	827 936	848 845 100	)2
	23 850	848 855	842 850	828 845	839 853 85	55
	16 1002	877 845	850 848	820 830	844 850 100	0(
AX6 173 21 73 2		814 847	839 850	817 844	839 858 98	36
AX7 24 11 224		933 850	847 845	820 838	847 847 100	)2
AX7 353 26 153 3		848 848	836 850	822 850	839 853 £6	7
AYO* 257 2 257	3 1006	980 847	842 848	811 836	842 850 100	)6
	34 850	845 855	850 853	831 844	847 856 85	6
AY1 360 10 360		975 847	841 848	816 841	848 850 100	)6
	25 850	<b>847 85</b> 0	842 852	836 844	844 859 85	
	6 1008	986 836	845 800	797 786	780 764 100	
AY2 43 35 43 3		811 772	805 794	792 775	784 772 84	
AY3 241 5 241		969 834	772 794	775 781	770 759 100	)9
AY3 136 32 136 2		758 766	816 792	784 769	772 772 83	
AY4 375 0 375 2		881 847	855 787	777 764	778 764 100	
	17 863	809 766	808 787	777 767	781 766 86	6
1 1						
BAD 9999 9999	9999 9999					
BAD 9999 9999	9999 9999					
BAD 9999 9999	9999 9999					
BAD 9999 9999	9999 9999					
BAD 9999 9999	9999 9999					
1 4 1 9	9 84.00E-03	176.0E-03	****	0 260	**** **** ****	

Figure 18. First substrate level functional test - SRAM number 1.

10 January 1987

STAT3		11:16								
TEST PROGRAM	TSRAM	s/n	2							
AX0* 0 0	1 0	1012 87	7 855	859	866	842	853	863	866	1012
AX0* 377 37	376 37	1000 85		850	867	836	850	850	867	1000
AX1 10 1	12 1	1012 89	1 847	850	850	830	842	853	856	1012
AX1 367 36	365 36	864 85	8 859	850	869	838	861	853	867	870
AX2 22 4	26 4	1011 87	8 850	855	863	833	845	856	859	1011
AX2 355 33	351 33	1000 85	8 858	850	870	836	850	850	870	873
AX3* 61 13	71 13	1012 89	2 850	858	855	836	850	858	863	1012
AX3* 316 24	306 24	859 85	5 859	850	867	836	853	850	864	869
AX4* 140 7	160 7	1012 90	0 850	866	859	834	845	856	864	1012
AX4* 237 30	217 30	861 86	3 864	855	873	839	858	855	873	873
AX5 300 14	340 14	1011 90	5 852	850	856	836	845	852	859	1011
AX5 77 23	37 23	861 85		850	866	834	852	850	867	866
AX6 204 16	304 16	1011 89		861	855	834	850	852	861	1012
AX6 173 21	73 21	867 79		853	859	834	859	850	866	867
AX7 24 11	224 11	1011 89		848	850	828	842	850.	850	1009
AX7 353 26	153 26	864 85		850	866	836	853	853	863	866
AY0* 257 2	257 3	1012 98		850	853	830	845	852	856	1012
AYO* 120 35	120 34	861 86		850	866	842	856	850	866	866
AY1 360 10	360 12	1014 96		852	859	828	847	855	861	1014
AY1 17 27	17 25	863 85		850	866	844	852	850	866	866
AY2 334 2	334 6	1014 99		855	812	811	781	781	769	1016
AY2 43 35	43 31	848 75		76 <b>9</b>	792	783	775	775	777	848
AY3 241 5	241 15	1019 91		766	802	775	770	767	762	1019
AY3 136 32	136 22	847 75		778	789	777	769	758	781	842
AY4 375 0	375 20	1020 89		867	789	772	767	775	769	1019
AY4 2 37	2 17	867 75	8 748	770	786	769	767	770	770	867
BAD 9999 999										
BAD 9999 999										
BAD 9999 999										
BAD 9999 999										
BAD 9999 999					_	_				
2 5	9 84.00	DE-03 176	.OE-03	***	0	0	260 *	*** *	*** *	***

Figure 19. First substrate level functional test - SRAM number 2.

10 January 1987

STAT3					11:	17								
TEST		GRAM	TSR	AM	S/N	3	,							
AXO*	0	0	1	0	883	856	855	850	856	836	855	855	852	883
	377		376		873	847	853	848	864	836	853	855	855	873
AX l	10	1	12	1	1012	861	845	842	850	830	838	848	848	1012
	367	36	365	36	866	850	853	850	867	841	853	852	852	867
AX2	22	4	26	4	886	855	<b>85</b> 0	844	850	831	844	850	850	886
	355	33	351		870	850	856	850	864	842	850	852	853	870
AX3*	61			13	1012	861	848	847	852	833	844	850	850	1012
AX3*	316	24	306	24	856	845	863	848	863	833	856	852	850	863
AX4*	140	7	160	7	1012	863	848	850	850	828	839	852	850	1012
AX4*	237	30	217	30	853	853	863	853	866	847	855	858	858	866
AX5	300	14	340	14	1012	856	847	841	852	836	841	850	848	1012
AX5	77	23	37	23	863	852	856	850	866	836	861	853	852	866
AX6	204	16	304	16	1012	863	842	841	850	825	838	850	845	1012
AX6	173	21	73	21	867	781	856	850	859	839	847	856	850	867
AX7	24	11	224	11	1009	861	848	841	847	831	844	850	842	1012
AX7	353	26	153	26	870	845	861	850	861	842	850	853	850	867
AYO*	257	2	257	3	1016	866	850	842	850	820	850	850	844	1016
AYO*	120	35	120	34	850	850	856	850	864	850	852	861	850	864
AY1	360	10	<b>36</b> 0	12	1016	863	850	842	853	819	847	850	847	1016
AYl	17	27	17	25	856	848	861	850	863	848	855	853	850	863
AY2	334	2	334	6	1017	983	820	836	819	806	745	747	761	1016
AY2	43	35	43	31	853	744	781	767	805	800	791	791	766	853
AY3	241	5	241	15	1020	867	819	750	816	755	742	748	755	1020
AY3	136	32	136	22	850	739	747	786	805	800	777	770	770	850
AY4	375	0	375	20	1017	867	839	850	808	769	748	744	761	1017
AY4	2	37	2	17	870	752	737	769	803	794	780	783	761	870
BAD	999	9 99	999	9	999 9999									
BAD	999	9 99	999	9	999 9999									
BAD	999	9 99	999	9	999 9999									
BAD	999	99 99	999	9	999 9999									
BAD	999	9 99	999	9	999 9999									
3		6	1	9	84.00E-03	178.0	E-03	***	0	0	260 *	*** *	*** *	***

Figure 20. First substrate level functional test - SRAM number 3.

STAT3	man AM	11:	18 4								
TEST PROGRAM	TSRAM	s/n	4								
AX0* 0 0	1 0	877	850	841	847	847	831	834	850	842	877
AXO* 377 37	376 37	867	839	844	833	850	823	844	844	842	867
AX1 10 1	12 1	1012	859	833	838	836	819	828	844	833	1012
AX1 367 36	365 36	859	838	841	834	850	823	844	844	841	859
AX2 22 4	26 4	880	853	839	839	842	825	831	850	838	881
AX2 355 33	351 33	863	842	848	839	850	823	842	844	845	864
AX3* 61 13	71 13	1016	863	838	842	841	825	830	848	836	1016
AX3* 316 24	306 24	850	841	844	838	850	822	844	839	839	855
AX4* 140 7	160 7	1012	863	841	850	841	827	830	850	839	1012
AX4* 237 30	217 30	848	847	848	€39	853	827	847	844	847	853
AX5 300 14	340 14	1012	864	838	838	839	820	827	844	833	1012
AX5 77 23	37 23	850	839	847	836	850	823	841	842	839	850
AX6 204 16	304 16	886	859	836	841	839	822	825	845	834	883
AX6 173 21	73 21	863	781	841	839	844	828	838	845	836	863
AX7 24 11	224 11	1012	859	838	839	834	816	825	842	830	1009
AX7 353 26	153 26	864	839	844	833	848	819	838	842	838	866
AYO* 257 2	257 3	1017	867	834	839	841	814	827	844	831	1017
AYO* 120 35	120 34	845	842	847	839	850	825	842	844	839	850
AY1 360 10	360 12	1017	863	839	839	842	820	828	850	834	1017
AY1 17 27	17 25	850	839	847	838	850	825	839	842	839	850
AY2 334 2	334 6	1017	983	817	836	828	809	734	739	758	1017
AY2 43 35	43 31	850	744	736	755	775	770	745	736	761	850
AY3 241 5	241 15	1023	870	811	750	825	750	734	736	752	1023
AY3 136 32	136 22	844	739	742	769	797	755	741	744	767	844
AY4 375 0	375 20	880	863	839	850	816	750	737	739	759	880
AY4 2 37	2 17	858	727	730	758	800	745	733	734	759	859
BAD 9999 999		9999									
BAD 9999 999		9999									
BAD 9999 999		9999									
BAD 9999 999		9999									
BAD 9999 999		9999									
4 7	2 9 84.	.00E-03	180.0	E-03	***	0	0	260	***	****	****

Figure 21. First substrate level functional test - SRAM number 4.

# 4.5.2 Second Substrate Level Functional Test, LABCOM Witness

STAT	3			(	01-13-87 10	29									
TEST		GRAM	f TSI	MAS	S/1		17								
4 WO+	0	^					77 0.	. ,	040	063	020	050	050	070	1000
AXO*	0	0	27				77 80		869	863	838	850	850	870	1000
	377	37	376						853	863	836	850	847	877	991
AX1 AX1	10 367	1	12				73 83		859	850	831	842	848	866	1002
AX2	22	36 4	365 26				67 85		859	858	833	848	845	877	986
AX2	355	33	351				70 85 66 85		858	855	836	841	850	867	1000
AX3*	61	13	33) 7)						852	858	834	852	847	873	986
AX3*	316	24	306				94 85 63 85		856	863	838	845	850	866	1005
AX4*	140	7	160				63 85 97 85		850 864	869 855	838	850	845	867	984
AX4*	237	30	217								839	848	858	866	1003
AX5	300	14	340						856	873	841	861	850	886	986
AX5	77	23	340				97 8: 64 8:		858	852 863	834	842	850	853	1002
AX6	204	16		$\frac{23}{16}$					853	-	839	850	844	867	988
AX6	173	21	73				91 85 25 85		855 852	856	836	836	848	858	1000
AX7	24	11	224							858	825	848	844	869	988
AX7	353	26	153						850	853	831	845	850	855	1000
AYO*	257	20	257				67 85		850	861	830	856	845	867	986
AY0*	120	35	120				92 85		856	852	827	841	842	861	1002
AYI							63 85		859	863	839	850	850	869	986
AYI	17	10 27	360 17				95 85		850	856	831	847	850	861	1002
AY2	334	2	334				63 85		850	861	844	850	850	870	986
AY2	43	35	334 43				97 83		850	798	800	787	787	775	1005
AY3	241	5	241				08 79		828	800	791	780	789	781	980
AY3	136	32	136				78 83		773	794	787	767	784	770	1006
AY4	375	0	375				69 78		833	798	787	773	784	783	983
AY4		37	2						864	787	781	747	787	777	1011
BAD		37 199		1/	' 97 9999 9999	/ 8	12 78	6	833	794	778	773	787	777	977
BAD		9 9			9999 9999										
BAD		9 9			9999 9999										
BAD		99			9999 9999										
BAD	999		999 999		9999 9999										
<i>ъки</i> 17		8	999 4	۵		17	< OF 0	2 4	L 4. 4.	0		0.00 40	Lababa sesa	Latin	
17		o	4	9	84.00E-03	1/1	6.0E-0	ე <b>*</b> ′	* * <b>*</b>	0	0 :	260 **	*** **	*** **	***

Figure 22. Second substrate level functional test - SRAM number 1.

13 January 1987

STAT3	3	01-13-87 10:30												
TEST	PROC	GRAN	1 TSR	AM	S/N	1	.8							
AX0*	0	0	1	0		886	863	877	873	852	861	867	875	1011
AX0*	377	37	376	37		878	864	863	880	844	858	853	880	1000
AX1	10	1	12	1	1012	878	850	863	859	844	850	858	867	1012
AX1	367	36	365		998	875	867	864	881	847	869	859	880	1000
AX2	22	4	26	4		877	855	867	870	844	852	863	870	1011
AX2	355	33	351	33	1000	878	866	866	883	844	856	853	883	1000
AX3*	61	13	71	13		889	852	863	864	847	853	863	873	1016
AX3*		24	306		995	872	867	864	880	850	861	853	875	995
AX4*	140	7	160	7	1014	1000	853	873	869	848	852	861	873	1016
AX4*	237		217			881	870	870	884	845	866	859	886	997
AX5	300	14	340			1000	858	867	866	845	850	858	870	1012
AX5	77	23		23	998	878	863	867	877	844	861	856	880	998
AX6	204		304		1012	886	853	864	864	847	855	856	870	1011
AX6	173			21	998	802	863	869	870	839	866	850	875	998
AX7	24		224		1012	1000	850	863	855	842	850	856	863	1011
AX7	353		153		997	877	869	863	877	847	861	856	875	998
AY0*	257	2	257	3	1011	998	853	867	863	842	850	853	866	1011
AYO*	120		120	34		880	867	866	875	850	863	858	877	1000
AY1	<b>36</b> 0		<b>36</b> 0			1000	855	869	867	842	850	858	<b>87</b> 0	1012
AY1	17	27		25		873	866	866	875	850	858	853	875	997
AY2	334	2	334	6	1014	1000	847	783	802	816	770	787	780	1016
AY2	43	35	43	31	989	770	772	794	800	781	778	783	787	992
AY3	241	5	241		1017	886	845	762	797	798	761	780	775	1017
AY3	136	32	136		994	773	770	795	795	780	770	775	792	994
AY4	375	0	375	20	1020	1003	859	867	792	773	752	787	781	1020
AY4	2	37	2	17	988	762	767	781	791	770	770	781	781	988
BAD	999	9 9	999		9999 9999									
BAD	999	9 9	999		9999 9999									
BAD	999	9 9	999		9999 9999									
BAD	999	9 9	999		9999 9999									
BAD	999	9 9	999		9999 9999									
18	}	7	4	9	84.00E-03	174.0	E-03	***	0	0	260	****	****	****

Figure 23. Second substrate level functional test - SRAM number 2.

13 January 1987

STAT	3													
TEST	PROC	GRAM	TSR.	AM	S/N	1	9							
AXO*	0	0	1	0		873	866	869	869	847	863	859	866	1005
AX0*	377	37	376	37		867	859	863	870	844	859	863	870	994
AX1	10	1	12	1		867	853	855	861	838	845	850	858	1006
AX1	367	36	365	36		869	861	863	877	850	861	859	867	986
AX2	22	4	26	4		863	856	858	859	842	850	852	859	1000
AX2	355	33	351			870	864	864	873	850	855	863	869	989
<b>AX3</b> *		13		13		870	850	856	864	842	850	859	861	1008
AX3*	316	24	306	24	983	866	866	864	870	847	863	859	866	983
AX4*	140	7	160	7		869	856	861	863	839	848	855	859	1003
AX4*	237		217	30	986	875	869	869	875	850	863	866	872	986
AX5	300	14	340	14	1006	866	850	855	864	844	850	856	858	1006
AX5	77	23	37	23	986	873	863	863	875	848	866	861	869	986
AX6	204	16	304	16	1006	863	850	850	859	836	847	850	853	1006
AX6	173	21	73	21	. 986	841	861	863	867	847	850	863	859	986
AX7	24	11	224	11	1006	870	850	850	855	83 <b>9</b>	850	850	852	1006
AX7	353	26	153	26	983	866	866	866	870	850	859	861	861	983
AYO*	257	2	257	3	1006	877	853	855	861	831	855	850	855	1006
AYO*	120	35	120	34	986	869	863	863	875	852	861	869	864	986
AY1	360	10	360	12	1005	873	855	855	863	836	852	852	855	1006
AYl	17	27	17	25	983	866	866	863	870	852	863	863	863	983
AY2	334	2	334	6	1011	1000	823	834	819	808	750	750	772	1011
AY2	43	35	43	31	983	833	792	786	816	803	798	794	775	983
AY3	241	5	241	15	1012	873	819	739	809	755	750	764	767	1012
AY3	136	32	136	22		769	792	800	812	802	770	783	783	983
AY4	375	0	375	20	1012	877	839	85 <b>9</b>	797	762	752	752	775	1012
AY4		37		17		777	786	777	812	794	781	791	773	978
BAD	999	9 9	999		9999 9999					-				
BAD		9 9			9999 9999									
BAD		9 9			9999 9999									
BAD		9 9			9999 9999									
BAD		9 9	-		9999 9999									
19		6	4	9	84.00E-03	178.0	E-03	****	0	0	260	****	****	****

Figure 24. Second substrate level functional test - SRAM number 3.

13 January 1987

STAT3	3		0	01-13-87 10:3	32								
	PROGE	RAM TSR	AM	S/N	2	.0							
	_		•		070	0.50	040	056	0//	044	056	050	1006
AXO*	0	0 1			870	850	863	856	844	844	856	852	1006
AXO*		37 376			859	850	850	863	831	850	848	853	989
AX1	10	1 12			864	841	850	845	831	839	847	847	1008
AX1		36 365			855	848	850	858	831	850	848	850	986
AX2	22	4 26			861	847	852	850	838	842	852	850	1002
AX2	355 3		33		861	853	855	859	831	850	848	855	986
AX3*	61 1		13		867	844	853	850	839	839	850	848	1011
AX3*		24 306			859	850	852	858	830	850	845	850	983
	140	7 160			866	850	861	850	841	839	853	850	1006
	237 3				864	852	855	864	833	852	848	856	986
AX5	300 1	14 340	14		867	844	852	850	834	834	848	847	1006
AX5	77 2	23 37	23	986	858	850	852	859	831	848	845	850	986
AX6	204 1	16 304	16	1006	863	844	850	850	836	836	847	848	1006
AX6	173 2	21 73	21	986	800	847	852	850	833	844	848	848	986
AX7	24 1	11 224	11	. 1008	870	842	850	847	830	833	845	842	1006
AX7	353 2	26 153	26	983	858	850	850	856	828	845	842	850	983
AYO*	257	2 257	3	1006	994	842	852	850	830	836	845	844	1006
AYO*	120 2	25 120	34	986	856	850	850	855	833	847	845	850	986
AY1	360 1	10 <b>36</b> 0	12	1006	873	845	850	850	833	838	850	848	1006
AY1		27 17			856	850	850	853	833	844	844	850	983
AY2	334	2 334	6	1012	1000	819	839	831	798	741	745	770	1011
AY2	43 3	35 43			764	789	737	784	761	750	750	772	983
		5 241	15		873	811	739	820	752	737	745	767	1016
AY3		136			767	778	750	794	756	747	750	778	983
AY4		0 375			873	842	859	770	753	742	750	775	1014
AY4	2 3		17		750	739	752	800	750	737	745	772	978
BAD		9999		9999 9999	. 20			•••	. 30		, ,,		,,,
BAD		9999		9999 9999									
BAD		9999		9999 9999									
BAD		9999		9999 9999									
BAD		9999		9999 9999									
20			9	84.00E-03	180	0E-03	****	0	0	260	****	****	****
20	, ,	, 7	,	04.00E 01	100.	CO-30		U	U	400			

Figure 25. Second substrate level functional test - SRAM number 4.

# 4.5.3 Unsealed Package Test

STAT3	}		01-20	-87 10:	57								
TEST	PROGRAM	TSR	AM	s/n		66							
4 V O ±	0 0	,	0	500	4.07	E00	/ <b>7</b> 0	400	4.60	407	1.66	E00	500
AXO* AXO*	0 0 377 37	1 376	0 <b>3</b> 7	500 <b>5</b> 00	486 486	500 506	472 475	483 498	469 469	497 498	466 467	500 502	500 508
AX1	10 1	12	1	500	400 478	498	467	498	456	498	467	500	500
AXI	367 36	365	_	500	481	500	483	500	470	502	467	502	502
AX2	22 4	26	4	498	484	500	470	484	470	497	462	500	502
AX2	355 33	351		502	492	500	477	491	467	494	462	500	502
AX3*	61 13		13	500	480	502	477	481	464	492	464	500	502
	316 24	306		500	489	506	475	500	470	502	467	500	506
	140 7	160	7	502	481	491	472	483	466	497	458	497	503
	237 30	217		505	494	505	480	487	475	500	472	512	512
AX5	300 14	340		500	489	491	464	483	462	500	455	489	500
AX5	77 23		23	512	491	511	478	502	478	511	466	497	512
AX6	204 16	304		500	478	497	475	480	461	486	458	492	500
AX6	173 21		21	506	430	517	475	516	467	505	470	500	517
AX7	24 11			500	481	498	469	480	459	489	459	497	500
AX7	353 26	153		500	483	502	480	502	469	500	467	502	502
AYO*	257 2	257	3	500	478	489	469	486	459	491	464	500	500
AYO*	120 35	120	34	498	491	50 <b>9</b>	484	508	472	506	472	500	50 <b>9</b>
AY 1	360 10	360		500	477	497	470	486	466	498	462	498	500
AY1	17 27	17	25	502	494	502	478	506	478	506	470	503	508
AY2	334 2	334	6	398	381	395	372	400	364	400	362	387	400
AY2	43 35	43	31	442	389	398	383	403	372	400	366	387	442
	241 5	241		395	380	389	367	394	359	398	358	383	400
	136 32	136		408	398	412	383	414	372	406	370	395	414
AY4	<b>375</b> 0	375		400	389	400	375	405	367	402	366	391	405
AY4	2 37		17	400	381	397	369	400	361	400	356	383	400
BAD	9999 999		9999										
BAD	9999 999			9999									
BAD	9999 999			9999									
BAD	9999 999			9999									
BAD	9999 999			9999				_					
66	6	9	9 84.	00E-03	176.	0E-03	****	0	0	260	****	****	****

Figure 26. Unsealed package test - SRAM number 1.

STAT	3		01-20	-87 10:	58								
	PROGRAM	TSRA		S/N		67							
AX0*	0 0	1	0	500	483	491	475	500	472	500	469	514	514
AX0*	377 37	376	37	506	489	503	481	502	475	505	470	516	516
AX1	10 1	12	1	489	475	489	469	484	464	489	462	505	506
AX1	367 36	365	36	506	489	503	483	500	478	500	473	517	519
AX2	22 4	26	4	494	478	494	470	495	470	494	466	50 <b>9</b>	511
AX2	355 33	351	33	503	495	505	486	500	477	502	475	517	519
AX3*	61 13	71	13	494	481	489	483	495	472	492	466	512	512
AX3*	316 24	306	24	505	494	498	481	498	481	502	473	516	516
AX4*	140 7	160	7	494	480	487	467	492	466	500	467	511	511
AX4*	237 30	217	30	506	498	502	486	500	480	505	478	522	522
AX5	300 14	340	14	498	477	489	470	495	470	498	469	514	514
AX5	77 23	37	23	503	494	500	487	495	475	500	472	516	517
AX6	204 16	304	16	494	475	487	469	497	469	484	464	512	512
AX6	173 21	73	21	508	431	514	483	512	475	500	473	517	517
AX7	24 11	224	11	491	475	483	467	492	467	487	461	508	508
AX7	353 26	153	26	505	497	498	484	497	481	494	475	520	520
AY0*	257 2	257	3	491	481	487	472	497	467	494	464	511	511
AYO*	120 35	120	34	508	494	506	486	500	480	503	473	517	517
AY1	360 10	<b>36</b> 0	12	491	480	487	473	497	467	494	466	511	511
AYl	17 27	17	25	505	498	498	481	498	480	502	475	519	517
AY2	334 2	334	6	391	378	383	370	395	369	400	366	395	400
AY2	43 35	43	31	436	389	389	380	408	375	403	367	395	436
AY3	241 5	241	15	386	373	381	364	398	364	400	361	391	400
AY3	136 32	136	22	406	397	403	383	417	378	411	373	400	417
AY4	375 0	375	20	400	389	395	377	406	372	405	369	400	406
AY4	2 37	2	17	392	378	389	369	402	364	400	361	389	402
BAD	9999 999	99	9999	9999									
BAD	9999 999	9	9999	9999									
BAD	9999 999	9		9999									
BAD	9999 999			9999									
BAD	9999 999	9	9999	9999									
67	7 7	9	9 84.0	00E-03	176.	0E-03	****	0	0	260	****	****	****

Figure 27. Unsealed package test - SRAM number 2.

20 January 1987

STAT3	01-20-	87 11:00								
TEST PROGRAM	TSRAM	s/n	68							
AX0* 0 0	1 0	497 4	72 484	466	478	458	497	455	498	498
AX0* 377 37	376 37		80 587	470	509	467	500	462	500	509
AX1 10 1	12 1		67 477	458	500	452	489	450	489	500
AX1 367 36	365 36		84 489	470	517	469	505	456	500	517
AX2 22 4	26 4		69 475	461	462	453	467	453	497	497
AX2 355 33	351 33		78 498	472	509	475	500	461	500	511
AX3* 61 13	71 13		70 478	466	500	453	491	456	498	500
AX3* 316 24	306 24		86 500	470	505	467	500	461	500	505
AX4* 140 7	160 7		69 477	458	487	452	484	452	492	492
AX4* 237 30	217 30		84 500	478	500	473	497	462	500	508
AX5 300 14	340 14		66 472	456	497	458	486	453	497	497
AX5 77 23	37 23		80 497	475	511	470	502	464	500	511
AX6 204 16	304 16		62 475	456	495	452	484	450	489	497
AX6 173 21	73 21	505 4	14 516	473	517	470	502	461	500	517
AX7 24 11	224 11	481 4	66 481	458	494	453	491	448	486	494
AX7 353 26	153 26	502 4	87 498	470	495	472	494	459	500	502
AYO* 257 2	257 3	487 4	64 472	459	487	453	486	450	492	492
AY0* 120 35	120 34	506 4	84 495	473	514	475	503	462	500	514
AY1 360 10	360 12	487 4	67 478	458	498	453	487	455	495	498
AY1 17 27	17 25	500 4	84 500	473	506	473	502	459	500	506
AY2 334 2	334 6		62 364	352	392	353	394	350	383	394
AY2 43 35	43 31		73 367	362	395	361	394	350	381	427
AY3 241 5	241 15		59 362	350	389	350	392	350	378	392
AY3 126 32	136 22		81 386	364	409	362	400	358	392	409
AY4 375 0	375 20		73 277	361	402	358	397	355	387	402
AY4 2 37	2 17		64 366	350	<b>39</b> 5	350	389	348	375	395
BAD 9999 999		9999								
BAD 9999 999										
BAD 9999 9999										
BAD 9999 9999										
BAD 9999 9999					_					
68 8	9 9 84.0	0E-03 1	73.0E-03	***	0	0	260	****	****	****

Figure 28. Unsealed package test - SRAM number 3.

STAT	3			0	1-10-87 11:	01								
TEST	PRO	GRA	M TSR	AM	S/N		69							
44704	^	^	,	^	/ 70	1.56	1.56	450	107	E	/.EO	4.4.1	400	492
AXO*	0	0	1 276	0	472 481	456 462	456 464	450 450	487 484	445 450	459 464	441 442	492 491	492
AXO*	377	37	376	37				442	467	430	453			491
AX1	19	1	12	1	461	459	459			437 447		436	486	
AX1	367	36	365	36	483	461	462	450	470		450	444	489	489
AX2	22	4	26	4	466	459	452	444	477	448	450	439	489	491
AX2	355	33	351	33	481	462	464	450	486	442	455	448	495	497
AX3*	61	13	71	13	467	452	456	450	478	450	462	441	487	487
AX3*	316	24	306	24	480	462	461	453	487	448	473	444	492	492
AX4*	140	7	160	7	466	452	452	450	473	447	450	437	486	486
AX4*	237	30	217	30	486	462	462	452	489	450	478	447	497	497
AX5	<b>30</b> 0	14	340	14	464	452	453	447	481	442	450	439	489	489
AX5	77	23	37	23	481	462	466	<b>45</b> 0	481	450	470	444	492	494
AX6	204	16	304	16	462	452	452	445	478	442	447	436	486	486
AX6	173	21	73	21	483	408	469	450	481	445	470	444	491	489
AX7	24	11	224	11	461	450	452	447	480	448	450	437	484	484
AX7	353	26	153	26	480	459	464	450	481	450	452	445	495	494
AYO*	257	2	257	3	462	450	450	450	480	442	462	437	487	489
AY0*	120	35	120	34	483	462	466	452	480	450	459	444	492	491
AY1	360	10	360	12	464	450	452	447	481	447	447	442	486	486
AYl	17	27	17	25	480	462	461	450	486	448	461	444	492	494
AY2	334	2	334	6	372	352	353	345	350	347	370	345	380	378
AY2	43	35	43	31	414	367	356	350	353	350	364	345	375	414
AY3	241	5	241	15	367	350	350	342	350	342	370	341	375	375
AY3	136	32	136	22	392	373	370	355	372	350	384	350	386	392
AY4	375	0	375	20	383	367	364	350	364	350	375	348	381	383
AY4		37	2	17	375	355	353	345	350	344	375	339	370	375
BAD	999	9 9	9999	g	999 9999						_			
BAD			999		999 9999									
BAD	999		9999		999 9999									
BAD			9999		999 9999									
BAD	999		9999		999 9999									
69		9	9	9	84.00E-03	180.	0E-03	****	0	0	<b>26</b> 0	***	****	****

Figure 29. Unsealed package test - SRAM number 4.

# 4.5.4 Final Test of Sealed Package

STAT3		00:	21								
TEST PROGRAM	TSRAN	M S/N		4							
AXO* 0 0	,	0 500	7.07	502	475	486	477	500	470	502	503
AXO* 0 0 AXO* 377 37	1 376 3	0 500 37 500	487 489	508	473 478	500	477	500	470	509	509
AX1 10 1	12	1 500	481	500	472	494	466	500	467	503	505
AX1 367 36		36 500	486	502	487	502	478	506	472	508	508
AX2 22 4	26	4 500	486	502	475	487	477	500	466	503	503
AX2 355 33		33 502	494	502	471	495	475	498	467	506	506
AX3* 61 13	71 1		483	502	481	484	472	497	467	503	503
AX3* 316 24		24 500	491	508	480	505	478	505	470	505	508
AX4* 140 7	160	7 503	484	494	475	487	473	500	461	500	505
AX4* 237 30		30 506	497	506	484	494	484	505	475	519	519
AX5 300 14		14 502	491	492	467	486	470	500	461	495	502
AX5 77 23		23 512	492	512	481	506	487	514	469	500	514
AX6 204 16	304 1	16 500	481	498	478	484	469	492	462	498	500
AX6 173 21	73 2	21 506	428	520	480	520	475	50 <b>9</b>	475	506	520
AX7 24 11	224 1	11 500	483	500	473	483	467	494	464	500	500
AX7 353 26	153 2	26 500	484	503	484	505	475	502	470	508	508
AYO* 257 2	257	3 502	481	491	475	487	467	497	467	508	506
AYO* 120 35		34 500	494	511	489	511	480	511	475	505	511
AY1 360 10		12 500	480	498	475	489	472	500	467	500	500
AY1 17 27		25 502	495	503	481	511	586	511	473	50 <b>9</b>	511
AY2 334 2		6 398	383	395	375	400	370	402	366	395	402
AY2 43 35		31 442	391	400	386	406	378	403	367	394	442
AY3 241 5		15 395	381	391	370	397	367	400	361	389	400
AY3 136 32		22 408	398	412	386	417	<b>38</b> 0	411	373	400	417
AY4 375 0		20 400	391	400	380	406	373	405	369	398	406
AY4 2 37		17 400	381	398	372	402	367	400	359	389	402
BAD 9999 999		9999 9999									
BAD 9999 999		9999 9999									
BAD 9999 999		9999 9999									
BAD 9999 999		9999 9999									
BAD 9999 999		9999 9999	176	00.00		•	^	0.4.6		4. 4. 4. 2	
4 7	2 9	9 84.00E-03	1/6.	0E-03	***	0	0	260	***	****	***

Figure 30. Final test of sealed package - SRAM number 1.

27 January 1987

STAT3		00:2	3							
TEST PROGRAM	TSRAM	M S/N	5							
17704 0 0		0 500	106 10		500	400	502	470	E 20	520
AX0* 0 0		0 500 37 506	486 494 492 503		500 505	480 484	502 511	472 473	520 520	520 520
AX0* 377 37					487	472	495	466	511	511
AX1 10 1	12	1 491			500	472			511	
AX1 367 36		36 508	492 50 481 49		4 <b>9</b> 7	400 478	506 4 <b>9</b> 8	478 469	514	511 514
AX2 22 4 AX2 355 33	26 351 3	4 495 33 505			502	484	508	480	523	523
		33 505 13 495	498 500 484 493		498	480	498	469	517	517
						480			522	522
AX3* 316 24		24 506	498 500		500 4 <b>94</b>	473	506 500	477 470	516	
AX4* 140 7		7 495	483 489						527	516
AX4* 237 30		30 506	500 503		500 498	487 478	509	481	519	527 519
AX5 300 14 AX5 77 23		14 498 23 505	481 493		498 498	476 484	500 502	473	522	522
			497 506		498		497	475	517	517
AX6 204 16 AX6 173 21		16 495 21 508	480 489 430 51		517	477 483	503	469	523	523
					492		494	477	512	512
AX7 24 11 AX7 353 26		11 492 26 505	478 48		500	475 487		464	525	525
	257		500 500 484 489		498		500 498	480	517	517
		3 492				475		467		
		34 508 12 492	497 508		502 498	487	509	478	522 516	522 517
AY1 360 10 AY1 17 27		12 492 25 505	483 489 500 500		500	475 487	498 506	469	523	523
								478		
AY2 334 2 AY2 43 35		6 392 31 436	380 383		397	375	403	369	400	403
			392 39 375 38		412	381	406	370	400	436
AY3 241 5 AY3 136 32		15 387 22 406	375 38: 398 40:		400 422	370 386	400 414	364 377	397 405	400 422
AY4 375 0	375 2		396 40. 392 39		409	380	408	372	403	409
AY4 2 37	2 1		381 389		409	370	408	364	395	
BAD 9999 999		9999 9999	301 30	, 3/0	403	370	402	304	393	406
BAD 9999 999		9999 9999								
BAD 9999 999		9999 9999								
BAD 9999 999		9999 9999								
BAD 9999 999		9999 9999								
5 6	2 9		176.0E-0	13 ****	0	0	260	****	****	****
, ,	_ ,	CO-90004-03	1/0.06-0	,,,	U	U	200			

Figure 31. Final test of sealed package - SRAM number 2.

27 January 1	9	8	7
--------------	---	---	---

STAT	3				00:2	4								
TEST	PRO	GRAM	TSR.	AM	S/N		6							
	_	_	_			,		470			500		<b>5</b> 00	500
AX0*	0	0	1	0	497	475	484	470	483	466	500	459	500	500
AX0*	377	37	376	37	505	481	487	473	512	475	502	466	503	512
AXI	10	1	12	1	486	469	478	462	502	459	495	450	497	502
AX1	367 22	36	365	36	500	487	489	473	520 467	477	508 473	461 458	502 500	520 500
AX2 AX2	355	4 33	26 351	4 33	487 500	472 481	477 498	466 475	512	461 481	502	456	502	512
AX3*	61	13		13	486	472	490	473	500	461	497	461	500	502
AX3*	316	24	306	24	503	487	500	473	508	473	503	464	502	508
AX4*	140	7	160	7	480	470	478	461	487	4/3	489	455	498	498
AX4*	237		217	30	506	487	500	481	500	481	500	466	505	508
AX5	300		340	14	491	467	473	461	498	466	492	458	500	500
AX5	77	23	37	23	508	481	498	478	514	478	506	467	505	514
AX6	204	16	304	16	491	466	477	461	498	456	491	453	495	498
AX6	173	21	73	21	506	412	517	477	520	475	506	464	503	522
AX7	24	11	224	11	483	467	483	462	497	461	497	450	492	497
AX7	353	26	153		502	491	498	475	497	480	500	464	505	503
AYO*	257	2	257	3	487	467	473	464	491	461	492	450	498	498
AYO*		35	120	34	505	487	497	475	517	483	506	467	502	517
AYl	360	10	<b>36</b> 0	12	487	469	480	462	500	461	494	459	500	500
AY1	17	27	17	25	500	487	500	478	506	478	506	464	502	508
AY2	334	2	334	6	383	364	364	355	395	359	398	353	389	398
AY2	43	35	43	31	427	375	369	366	395	366	398	353	389	427
AY3	241	5	241	15	380	361	362	350	392	356	397	350	384	397
AY3	136	32	136	22	400	383	386	367	412	369	402	362	398	412
AY4	375	0	375	20	392	275	578	264	405	364	400	358	394	405
AY4		37		17	384	366	367	353	398	358	394	350	381	398
BAD		9 9			9999 9999									
BAD		9 9		_	9999 9999									
BAD		9 9			9999 9999									
BAD		9 9			9999 9999									
BAD	999		999		999 9999									
$\epsilon$		5	2	9	86.00E-03	178.	0E-03	****	0	0	260	****	****	****

Figure 32. Final test of sealed package - SRAM number 3.

STAT3		00:25	5								
TEST PROGRAM	TSRAM	s/n		7							
AX0* 0 0	1 0	472	461	459	455	491	450	467	445	498	498
AX0* 377 37	376 37	483	464	467	453	487	453	473	447	498	498
AX1 10 1	12 1	462	452	450	447	470	445	459	439	492	492
AX1 367 36	365 36	484	464	466	453	473	450	455	447	495	495
AX2 22 4	26 4	467	452	455	448	480	453	453	444	497	497
AX2 355 33	351 33	483	466	467	453	487	452	464	450	500	500
AX3* 61 13	71 13	467	455	459	450	481	453	467	445	494	494
AX3* 316 24	306 24	481	466	464	458	491	453	478	447	500	500
AX4* 140 7	160 7	467	455	456	452	477	452	453	444	494	492
AX4* 237 30	217 30	486	467	466	456	494	455	483	450	500	500
AX5 300 14	340 14	466	456	458	450	486	450	453	442	495	497
AX5 77 23	37 23	483	467	469	455	484	455	475	448	498	498
AX6 204 16	304 16	464	456	455	450	481	450	450	441	492	492
AX6 173 21	73 21	483	408	470	453	487	450	475	447	498	498
AX7 24 11	224 11	462	452	455	450	483	452	458	442	491	491
AX7 353 26	153 26	480	464	467	453	486	453	459	450	500	500
AY0* 257 2	257 3	464	453	452	450	484	450	469	441	495	495
AY0* 120 35	120 34	484	466	469	455	483	455	467	448	498	498
AY1 360 10	360 12	466	452	455	450	484	453	450	447	494	492
AY1 17 27	17 25	481	467	464	453	487	452	467	448	500	500
AY2 334 2	334 6	372	355	355	348	352	350	372	348	386	386
AY2 43 35	43 31	414	369	359	353	358	353	<b>37</b> 0	348	383	414
AY3 241 5	241 15	367	352	350	345	350	348	375	344	381	381
AY3 136 32	136 22	392	375	370	359	375	358	389	352	392	392
AY4 375 0	375 20	383	369	366	355	367	353	380	350	387	387
AY4 2 37	2 17	375	358	355	348	352	350	380	341	378	380
BAD 9999 999											
BAD 9999 999		9999									
BAD 9999 999		9999									
BAD 9999 999		9999									
BAD 9999 999		9999									
7 4		00E-03	180.	0E-03	****	0	0	260	****	****	****
						-	-				

Figure 33. Final test of sealed package - SRAM number 4.

#### 4.6 8K X 9 SRAM TESTING - FINAL YIELD DATA

The following data outlines the yield encountered testing VHSIC SRAM's for the LABCOM-VMC program. The yield data is presented in terms of the percentage of good and repairable bars per slice tested. Also presented are the yields by lot and the overall yield.

It is evident that the yield for these parts is highly lot dependent. Of the two lots we tested, lot 11300 had a far higher yield than did lot 11838. Within each lot, the yield varied widely from slice to slice. For example, within lot 11838, slice 04 had a yield of 50% while slice 26 had a yield of 0%. The slice yields in lot 11300 ranged from 44% to 86%. The overall yield for the program was 35%.

This yield data takes into account all types of failures whether they are caused by wafer fabrication, additional processing, or a bad TAB bond.

# 4.6.1 Lot 11300 - all bars are on 3M TAB tape

Slice No.	No. of Bars	Good/Rep.	Yield
16	17	7/2	53%
28	11	6/1	64%
36	7	2/4	86%
41	18	0/8	44%
44	6	2/2	67%
Lot Total	59	17/17	58%

# 4.6.2 Lot 11838 - all bars are on IMI TAB tape

Slice No.	No. of Bars	Good/Rep.	<u>Yield</u>
04	34	9/8	50%
11	18	2/5	39%
12	22	0/1	4.5%
20	35	1/5	17%
	17	0/0	0%
Lot Total	126	12/19	25%

#### 4.6.3 Overall Yield

No. of Bars	Good/Rep.	Yield
185	19/36	35%

#### 4.7 CHARACTERIZATION TESTING

### 4.7.1 Contractual Requirements

4.3.9 ELECTRICAL PROPERTIES Critical electrical parameters of the package, with respect to VHSIC device and system performance, shall be optimized to the maximum extent feasible. Package trace resistance, capacitance, and inductance along with ground plane resistance and proximity to signal lines, shall be appropriate to meet VHSIC chip applications with system clock rates of 100 MHz.

#### 5.2 TEST PLAN Special provisions

- a. Electrical characterization of packages including R, L, and C measurements of I/O lead metallization and package insulation resistance.
- b. Electrical characterization of chip interconnect system using VHSIC or VHSIC-like chips.

## 4.7.2 Summary of Test Sequence

Package characteristics were analyzed by performing two sets of tests. First, an RF characterization was done to verify the 100 MHz operating criterion. These tests were designed to analyze the inductive, capacitive, and resistive effects inherent in the package design. A 26 GHz automatic network analyzer was used to take the measurements and TOUCHSTONE analysis and modeling software was used to predict and manipulate the data.

Second, an analysis was performed on the package power and ground planes to determine the specific characteristics associated with each. These tests were made with a variety of equipment from simple ohmmeters to complex thermal imaging systems. This data is intended to provide package users with relevant information on power delivery through the package.

All tests were performed at 25°C unless otherwise noted, using the procedures called out in Appendix F. The following pages provide the details of the characterization testing data.

#### 4.8 ELECTRICAL CHARACTERIZATION AND MODEL

## 4.8.1 Introduction

This report details the electrical characteristics of the 196-lead VHSIC multichip package's signal lines. An examination of measured package data is presented, and an R-L-C equivalent circuit is determined which accurately models the package characteristics. To understand the signal-handling characteristics of the package, the effects of the test equipment and test fixture must be isolated from the package. Measured package data can be clouded by poor test fixturing and/or inadequate test equipment. RF connectors and transmission lines must be used in the test fixture in order to minimize the parasitics associated with the measurements. The signal line characterization will include RF characteristics and pulsed signal characteristics.

The development of high-density, high-speed digital integrated circuits must be supported by the application of new techniques and methods of package design. As VHSIC devices become faster, requiring higher frequencies and faster transition times as well as large chip counts, the need for specially designed packages becomes necessary. Currently available flat packs and leadless chip carriers were intended for use with VLSI type devices. Though some have high pin counts, they are intended for use with clock and bit rates of only 1-10 MHz and transition times of 3-5 ns. The VHSIC goals are for frequencies  $\geq$  100 MHz and transition times  $\leq$  1 ns. To ensure that the packages used for VHSIC chips will pass the necessary signals without causing unacceptable signal distortion the packages must be treated as transmission line structures by package designers.

# 4.8.2 Physical Characteristics

In the TI 196-lead VHSIC multichip package special attention was paid to the physical characteristics affecting the electrical behavior of the package. The signal lines are 8 mil wide traces separated by 6 mil gaps. All are formed in a single plane sandwiched above and below by parallel AC ground planes. The key advantage to surrounding the signal traces with ground planes is the ability of these structures to exhibit uniform and controlled impedances. Because all the field lines are contained within the ground plane boundaries, these structures support Transvers Electro-Magnetic (TEM) mode wave propagation, and therefore can be modeled as stripline type transmission lines. Packages which simply provide planar signal traces without AC ground planes do not behave as transmission lines, thus they do not exhibit uniform or controlled impedances. Several different forms of wave guiding structures exist. They are made of parallel metal strips and layers on a dielectric substrate in order to support TEM and quasi-TEM mode wave propagation. Stripline and microstrip will be used in modeling this package.

The package is composed of eight parallel layers, each separated by a 7-mil thick aluminum oxide  $(Al_2O_3)$  dielectric material  $(E_r = 9.6)$ . Starting from the bottom (Fig. 34) the first package layer, the thermal base layer, is composed of a heavy nickel-plated and copper infiltrated tungsten material. Layer 2 (Fig. 35) is the tertiary power plane. Layer 3 (Fig. 36) is the secondary power plane and capacitor pads. Layer 4 (Fig. 37) is the primary power plane. Layer 5 (Fig. 38) is the lower ground plane. Layer 6 (Fig. 39) is composed of the power and ground connections, the signal traces, and the bonding shelf. Layer 7 (Fig. 40) is the upper ground plane. Layer 8 (Fig. 41) contains the I/O lead braze pads and seal ring braze metallization. This top (8th) layer is nickel/gold plated kovar material for the package leads and the seal ring material. All the inner wall conductors (ground, power, signal, via) are tungsten thick-film material. The exposed bond shelf portion of the signal lines is nickel/gold plated tungsten. The signal line plane (Fig. 39) contains 176 signal I/0's, 12 power I/0's, and eight ground pads. Along a single edge of the package, there are 44 signal I/O's, 3 power I/O's, and 2 ground I/O leads. The ground pads (planes) are connected by vertical vias originating in the thermal base layer and passing all the way up to the seal ring metallization.




Figure 34. Braze metallization for thermal base attachment.




Figure 35. Tertiary power plane.




Figure 36. Secondary power plane.




Figure 37. Primary power plane.




Figure 38. Lower ground plane.




Figure 39. Signal, power and ground connections, bonding shelf.




Figure 40. Upper ground plane.




Figure 41. I/O braze pads and seal ring braze metallization.

Each outer edge dimension is 1.22 inches. The signal line trace length (see Fig. 39) varies with position along the perimeter of the package. The shortest traces are located in the center position of the edge, and the signal trace length increases as they progress outward toward the corners of the package. From an electrical point of view, the longer signal traces represent the worst performance case because they have higher insulation resistance, higher series inductance, higher capacitance to ground, and higher coupling capacitance to adjacent signal traces. The propagation delay is also greater in the longer lines. This report will focus on this longest signal line case since it represents the worst case for this package and will always offer poorer electrical performance than the shorter signal lines.

### 4.8.3 TOUCHSTONE Distributed Element Model

As previously mentioned, the signal line structures can basically be represented as microstrip and stripline transmission lines. The following describes the TOUCHSTONE computer modeling approach with the final element values calculated in a following paragraph. In Fig. 42, a cross-sectional view shows the major sections of the package.

Section 1 (Figs. 41 and 42) has three parts:

- The lead section is modeled as an inductor in series with some resistance
- 2. The section of the lead brazed to the top layer of the package functions as a microstrip line because it has a parallel ground plane below it
- 3. The vertical via functions as a series inductance. The inductance and resistance of the package lead and the via will be lumped together in the computer simulator.

Section 2 (Figs. 39 and 42) contains the internal signal traces. These structures are modeled as striplines due to the parallel ground planes above and below.

Section 3 (Figs. 39 and 42) has bond pads that are microstrip lines with the lower ground plane.

The TOUCHSTONE computer software simulates the transmission line distributed elements and the final R-L-C model elements. The TOUCHSTONE software allows for specification of microstrip and stripline parameters and/or discrete R-L-C parameters. A TOUCHSTONE simulation was used to get a first approximation of the signal line electrical behavior. The physical dimensions of the package will provide the parameters for the microstrip and stripline sections of the model, and the series R and L values will be calculated (Fig. 43 shows the TOUCHSTONE model file).

The plots of Figs. 44 and 45 show the resulting S11 and S21 data respectively. Fig. 44 (S11) is the return loss plotted in dB. The plot shows that the return loss decreases until a deep null is reached, then continues to decrease again as the frequency increases. At 100 MHz the return loss is 32 dB, which corresponds to a 1.05:1 VSWR in the 50-ohm system of the model. In Fig. 45 (S21) the insertion loss gradually increases with increasing frequency. The modeled data of Fig. 45 suggest that a 3 dB cut-off for this package is somewhere above 1 GHz, and at 100 MHz there is as than 0.1 dB insertion loss.




Figure 42. Cross-sectional view of package.

```
DIM
FREQ MHZ
TLABCOM PACKAGE INTERNAL WALL STRUCTURE *** ***

SSUB ER=9.6 B=14 T=.5 RHO=1

MSUB ER=9.6 H=7 T=.5 RHO=1 RGH=0
                                                                                          RES OH
IND NH
CAP PF
MSUB ER=9.6 H=7 T=.5 RHO=1 RGH=0 RIBBON 10 20 W=10 L=190 RHO=1 I I MLIN 20 30 W=20 L=30 C WIRE 30 40 D=14 L=14 RHO=1 L SLIN 40 50 W=8 L=150 T HLIN 70 90 W=8 L=150 T MLIN 70 90 W=6 L=25 DEF2P 10 90 PKGIN ITRANSMISSION LINE MOUNTED INSIDE THE PACKAGE *** WIRE 100 110 D=5 L=75 RHO=1 RGH=0 HLIN 110 120 W=15 L=1075
                                                                                          LNG MIL
                                                                                          TIME NS
                 110 120 W=15 L=1075
120 130 D=5 L=75 RHO=1
100 130 HIDLINE
   MLIN
                                                                                                                Test
   WIRE
   DEF2P
                                                                                                                Fixture
ITRANSMISSION LINE MOUNTED OUTSIDE PACKAGE *** ***
                  ER-9.6 H-15 T-.5 RHO-1 RGH-0
150 160 W-15 L-363
150 160 START
     MSUB
     ML IN
     DEF2P
ILABCOM PACKAGE INTERNAL WALL STRUCTURE (REVERSED) *** ***
START
     PKGIN
                    3 4
     MIDLINE
     PKGOUT
     START
DEF2P 1 6 PACKAGE
FRED
   SHEEP 90 1290 20
```

Figure 43. TOUCHSTONE distributed element model.




Figure 44. TOUCHSTONE distributed element model (S11).




Figure 45. TOUCHSTONE distributed element model (821).

# 4.8.4 HP8510 Network Analyzer Measurements

In order to measure the actual package electrical properties, a test fixture allowing direct measurement of the package's signal lines had to be built. Fig. 46 shows the test fixture used to obtain the measured data. The connectors are SMA type, 50-ohm transmission line launchers connected to a section of 50-ohm microstrip line. Conductive epoxy was used to connect the 50-ohm microstrip lines to the package external leads. At the inner bond pad, a 5-mil gold bond wire (25 mil long) connects to another section of 50-ohm microstrip transmission line. Similar connections are made at the opposite side of the package to allow the input signal to propagate completely through the package.




Figure 46. Test fixture used to obtain ANA data.

Fig. 47 shows the test hardware used to obtain the measured data. The HP 8510 network analyzer has a 50-ohm S-parameter test set, thus the 50-ohm connectors and transmission lines were used in the test fixture. The test fixture's SMA connectors allow connection to the test set as shown in Fig. 47. The long section of transmission line between the two SMA connectors, (Fig. 46) was sometimes used during analyzer calibration as the thru standard to calibrate out the losses due to the connectors and the three sections of 50-ohm transmission line in the test fixture.




Figure 47. Test hardware used to obtain measured data.

The data obtained from this fixture is a direct measure of the electrical parameters of the package's signal lines. In Fig. 46, the two connectors at the far end of the aluminum block are connected to transmission lines which then connect to package leads of adjacent signal lines. Each of these signal lines is then terminated in 50 ohms inside the package. The adjacent signal lines will provide direct measurements of the coupling from one line to another. They will also allow measurement of the return loss of a signal line terminated with a 50-ohm resistor instead of the transmission line looking into the other side of the package.

Several measurements were made of the package's S21 and S11 using the HP 8510 network analyzer and the test fixture. Measurements were made from 50 MHz to 1250 MHz. Fig. 48 shows the S11 results. These indicate agreement with the distributed element model provided by the TOUCHSTONE software (Fig. 44). Notice in Fig. 43 that the test fixture's 50-ohm transmission line structures are included in the model. The 50-ohm microstriplines were not calibrated out during these measurements.

Where the signal line is terminated with a 50-ohm resistor, the S11 data looks much like the data of Fig. 48 without the null. The null is a result of the forward and reflective standing waves on the signal lines adding constructively at one frequency. Tests showed that for different line lengths the position of the null changes. The transmission data (S21) requires that a return path for the test signal be provided; therefore, the 50-ohm transmission line path will be measured instead of a 50-ohm resistor termination.




Figure 48. HP 8510 ANA measured S11 results.

Fig. 49 shows the measured insertion loss (S21) for the signal lines. Again, the measured data is in agreement with the TOUCHSTONE model data of Fig. 45. In all the cases presented, the data is very good for a 100 MHz sinusoidal signal in a 50 ohm load condition. At 100 MHz the return loss is down 31 dB - a VSWR of 1.05:1 - and the insertion loss is .2 dB. Also, the TOUCHSTONE distributed model is in agreement with the measured data.




Figure 49. HP 8510 ANA measured S21 results.

### 4.8.5 Clock Signal Measurements

When digital pulses with < l ns transition times are applied to the package, the effect of the high-frequency response becomes important. If a rising or falling edge of a pulse is to be considered an impulse transitioning in zero time, the frequency bandwidth of the network required to transmit this pulse without distortion must be infinite. In real pulses there is a time interval required for the signal to transition from one state to another (rise time and fall time). The faster the transition time, the broader the network bandwidth must be in order to preserve the integrity of the rising and falling edges of the signal. However, for very fast transition times, say 100 ps, it is not necessary that the bandwidth extend into the 10-20 GHz range even though the transition edges may possess harmonics in this range. This is because the higher the frequency harmonic, the less it contributes to the waveform. Some frequencies may be cut off by the network bandwidth, but the signal will suffer only a small (acceptable) level of distortion.

Fig. 50 shows S11 measured from 50 MHz to 12.05 GHz. The return loss is seen to decrease as the frequency increases.




Figure 50. Measured wideband S11 response.

Fig. 51 shows the insertion loss, S21, for the 50 MHz to 12.05 GHz case. The 3 dB cut-off point occurs at about 3 GHz and the insertion loss continues to roll off as the frequency increases. Bandwidth is just one factor affecting the signals. The mismatch of the load and physical discontinuities along the signal path generate reflections that degrade signal integrity. If the transition time of the signal is greater than or equal to twice (2X) the time delay of the signal trace then no degradation will occur. When twice the signal path delay exceeds the transition time the reflected signal will exist after the transition has finished and will add vectorially to the input signal.




Figure 51. Measured wideband S21 response.

For the 196 I/O LABCOM package, the speed of light is c =  $3 \times 10^8$  m/s =  $11.811 \times 10^{12}$  mil/s, and the relative velocity inside the package is  $v_p = c/SQRT(E_r) = 3.811 \times 10^{12}$  mil/s.

For the shortest path length, distance = 300 mil including 200 mil lead; therefore, time delay  $(t_p)$  = distance/velocity = 78.699 ps and 2 x  $t_p$  = 157.398 ps.

For the longest signal path, distance = 350 mil including 200 mil lead; therefore,  $t_p$  = 91.839 ps and 2 x  $t_p$  = 183.678 ps.

To determine if 100 MHz clock signals with < l ns rise times would pass through the package with an acceptable level of distortion (as a result of the limited bandwidth of the package) the package response to such signals was measured. According to the above calculations, the distortion resulting from reflections will not become prominent until transitions of less than 185 ps occur.

The same test fixture used for the ANA frequency domain tests was used to measure the package response to clock signals. The test signals were provided by an HP 8080A pulse generator, and the test waveforms were captured by an HP 54110D digital oscilloscope. Fig. 52 shows a pulse train of 283.286 MHz with 300 ps rise times and 320 ps fall times. This is the oscilloscope display of the test pulses taken directly from the pulse generator. The peak-to-peak voltages of the pulses were 1.152 volts. Fig. 53 shows the pulse train after it has passed through the package. The figure demonstrates that the amount of overshoot, or ringing, is negligible. This is due to two things: 1) the path length is short enough (as shown in the above calculations) that any




Figure 52. Pulse test signal, 300 ps rise time, 320 ps fall time.




Figure 53. Pulse after passing through package, -0.6 dB insertion loss.

distortion due to reflections is masked during the transition of the test pulse, and 2) the test fixture setup terminates the package in 50 ohms, which provides a high return loss for these signals. The peak-to-peak voltage of the signal after passing through the package is 1.072V equating to an insertion loss of -0.6 dB. The rise time and fall time of the test signals increased approximately 30 ps, due primarily to the limited bandwidth of the package as shown in the frequency response plot of Fig. 51.

The specified response time of the oscilloscope is 350 ps. However, the test signal had a 300 ps rise time which means the usable bandwidth of the oscilloscope is slightly greater than 1 GHz. The package response time (based on the 3 GHz measured 3 dB bandwidth of the package) is 0.35/(3 GHz) = 116 ps. The combined oscilloscope and package response time is:  $[SQRT((300)^2 + (116)^2 =$ 322 ps, which is approximately what was measured on the test signal after passing through the package. With the test equipment limitations in mind, it is difficult to exactly quantify the contribution made by the package alone. It is clear, however, that the package's signal lines exceed the oscilloscope in usable bandwidth. The measured data indicates that signals with approximately 116 ps transition times and greater will pass through the package with very little distortion if the lines are matched to the source and load. Distortion of the transition edges of the signal caused by reflections at the load will not become prominent until the signal transition time drops below 184 ps, although load mismatch will result in an increase in the insertion loss of the signal. Since package designers cannot make (as an integral part of the package) a dynamic matching circuit for every VHSIC device mounted in the package 50 ohms was chosen for this package to accommodate a general range of impedances.

#### +.8.6 Cross Talk

In order to maintain a small footprint yet achieve a high I/O count, the adjacent signal traces were run very close together. The signal traces are 8 mil wide, and the gaps between adjacent signal lines are 6 mil. Fig. 39 shows that the trace separation increases to greater than 6 mil near the outer edge of the package. If the separation between signal lines is sufficiently small, and the distance to ground planes sufficiently large, capacitive and inductive coupling will occur between adjacent signal lines. An example of this can be seen in Fig. 54, which shows the theoretical frequency and time domain behavior of capacitively coupled microstrip lines. Worst-case coupling will occur when the victim line is terminated in a matched impedance; in this case, 50 ohms. Fig. 54 shows the coupling as an exponential function of frequency. In the time domain for clock signals, the coupling is greatest at the rising and falling edges, because these transition points represent very high frequencies when transition times less than 1 ns are present.

Using the HP 8510 ANA and the test fixture, the coupling as a function of frequency was measured. Fig. 46 shows that the test fixture connectors on the far end of the test block are set up to measure coupling of adjacent leads terminated in 50 ohms. The results in Fig. 55 clearly show an exponentially increasing dependence on frequency. It can be seen from the figure that at  $100 \, \text{MHz}$  there is approximately -31 dB of coupling, and at 1 GHz there is -14 dB coupling.




Figure 54. Theoretical cross talk for coupled microstrip lines.




Figure 55. HP 8510 ANA measured coupling.

If it is assumed that a 320 ps rise time represents 1/4 of a sinusoid, then the frequency of the sinusoid will be approximately 1/(4 x 320 ps) = 780 MHz. According to the frequency domain data of Fig. 55, the coupling due to a 780 MHz signal is about -16 dB. To test this assumption, the coupling caused by the clock signal of Fig. 56 was measured. The resulting coupling is shown in Fig. 57. An HP 8080A pulse generator was used as the signal source and the HP 54110D digital oscilloscope captured the response. The input signal was 1.152V peak-to-peak with 320 ps rise times - the same as the assumption above. The cross talk of Fig. 57 has a 0.165V peak-to-peak level, equating to -16.8 dB coupling and in agreement with the measured frequency domain data. The measurements of coupling indicate that a 100 MHz clock signal with transition times of 320 ps or greater will generate a measurable but acceptable level of coupling on an adjacent signal line. Clock signals with 1 ns or greater transition times will generate negligible cross talk to adjacent signal lines.

### 4.8.7 R-L-C Circuit Model

To convert from the TOUCHSTONE distributed model to a circuit model, the element values for the R-L-C prototypes of each transmission line section were determined. Since the distributed model was in agreement with the measured data, it was used as a starting point for calculating the R-L-C values. Fig. 58 shows three sections of the package and their associated prototype circuits.

The final model will be as shown in Fig. 59. It consists of 5 main sections:

- 1. The package lead (ribbon)
- 2. The piece of lead brazed to the top layer (microstrip)
- 3. The internal signal line (stripline)
- 4. The bond pads (microstrip)
- 5. The coupling capacitors connecting adjacent signal lines.

The following numbers and calculations are for the longest (worst case) signal lines. Assuming a 200 mil length for the package lead, the series inductance is approximately 4 nH (from a table of ribbon inductance versus length for various widths of ribbon). Approximately 2 ohms was measured for the DC resistance of the package (from lead to opposite lead of test fixture). The resistance values of all the sections of the package will be lumped into a single resistor  $(R_{\rm O})$  for the model.

To convert the transmission line sections into inductors and capacitors the following equations will be used.

- $C = capacitance/length = 1/v_pZ_0$
- $L = inductance/length = Z_0/v_p$




Figure 56. Coupling test signal, 300 ps rise time, 320 ps fall time.




Figure 57. Measured coupling caused by signal of -16.8 dB down from input signal.




Figure 58. Transmission lines and their associated prototype circuits.




Figure 59. Final model form for two coupled signal lines.

The velocity of propagation of the signals will be:

$$v_p = c/SQRT(E_r)$$

where  $c = 3 \times 10^8 \text{ m/s}$ 

 $E_r = 9.6 \text{ for } Al_2O_3$ 

 $v_p = 0.96824 \times 10^8 \text{ m/s} = 3.81199 \times 10^{12} \text{ mil/s}$ 

 $Z_0$  = characteristic impedance

The characteristic impedance  $(Z_0)$  for the first microstrip line (Fig. 42, Section 2) is determined from a "Wheeler Curve" for microstrip. An example of such a curve is given in Fig. 60. The curve gives the characteristic impedance of a line versus the w/h ratio, for various dielectric materials  $(E_r)$ .

MICROSTRIP CHARACTERIZATION IMPEDANCE CALCULATED FROM WORK OF WHEELER




Figure 60. "WHEELER CURVE" for microstrip lines.

For the 196 lead LABCOM package:

Section 1, microstrip

w = strip width = 20 mil

h = dielectric thickness = 7 mil

1 = length of line = 30 mil, and w/h = 2.85

 $E_r = 9.6$ , therefore from Fig. 60,  $Z_0 = 28$  ohms.

Now,  $C = 1/v_r Z_0 = 9.368 \times 10^{-15} \text{ F/mi}$ 

 $L = Z_0/v_r = 7.345 \times 10^{-12} \text{ H/mil}$ 

For the model, this value is divided into two elements; so,

 $L/2 = 3.672 \times 10^{-12} \text{ H/mil.}$ 

With 1 = 30 mil we have,  $C_{m1}$  = 0.281 pF and  $L_{m1}$  = 0.110 nH.

The characteristic impedance for the second microstrip line (Fig. 42, Section 4) is found from,

w = 8 mil

h = 7 mil

1 = 25 mil, and w/h = 1.142.

From the curve for  $E_r = 9.6$ , we have  $Z_0 = 48$  ohm

and  $C = 1/v_r Z_0 = 5.465 \times 10^{-15} \text{ F/mil}$ 

 $L = Z_0/v_r = 12.591 \times 10^{-12} \text{ H/mil}$ 

and,  $L/2 = 6.295 \times 10^{-12} \text{ H/mil.}$ 

With 1 = 25 mil, we have  $C_{m2}$  = 0.136 pf, and  $L_{m2}$  = 0.157 nH.

The characteristic impedance of the stripline section (Fig. 42, Section 3) is determined from another "Wheeler Curve", Fig. 61. With

w = strip width = 8 mil

b = dielectric thickness = 14 mil, w/b = .571

t = conductor thickness = 0, t/b = 0

1 = length of line = 150 mil.

 $N \cap \omega$ 

 $c = 1/v_r z_0 = 8.744 \times 10^{-15} \text{ F/mil}$ 

 $L = 20/vr = 7.869 \times 10^{-12} \text{ H/mil}$ 

 $L/2 = 3.934 \times 10^{-12} \text{ H/mil.}$ 

For a 150 mil stripline,  $C_{s1} = 1.316$  pF  $L_{s1} = 0.600$  nR.

#### STRIPLINE CHARACTERISTIC IMPEDANCE




Figure 61. "WHEELER CURVE" for striplines.

To deterime the coupling capacitance (C1?) between adjacent signal lines, the even- and odd-mode impedances of the coupling network was determined. Using custom analysis software, the impedances of each coupled line was determined to be:

 $Z_{oe}$  = even-mode impedance = 32.5 ohm

 $Z_{00}$  = odd-mode impedance = 27.6 ohm.

The coupling mode impedance  $(Z_{12})$  is given by:

$$Z_{12} = 2/((1/Z_{00}) - (1/Z_{0e})) = 266 \text{ ohm.}$$

The even- and odd-mode impedances determined by the analysis software agree with the  $z_0$  determined from the stripline curve.

$$C = 1/v_r Z_{12} = 0.716 \times 10^{-15} \text{ F/mil}$$

Since the signal lines traverse 150 mil parallel, it was determined that  $C_{12}$  = coupling capacitance = 0.107 pF.

Fig. 62 shows the TOUCHSTONE model with the calculated R-L-C values. The model (S11 and S21) frequency response data are given in Fig. 63 and Fig. 64 respectively. The S11 results agree with the measured data (Fig. 56). The S21 results for the R-L-C TOUCHSTONE model are slightly rounded compared to the measured data. However, the S21 results accurately model the actual package response. Both measured and modeled S21 data have approximately 0.6 to 0.7 dB insertion loss over the gigahertz bandwidth of the plots. The R-L-C values of Fig. 62 effectively model the reflection and transmission characteristics of the package.

```
DIH
FREQ MHZ
    RES OH
            PF
    CAP
    LNG
           HIL
CKT
 ILABCOM PACKAGE INTERNAL WALL NETWORK *** ***
                10 20 L=4.0
20 30 R=.5
     IND
     RES
                30 40 L=.110
                40 00 C=.281
40 60 L=.110
60 70 L=.600
    CAP
     IND
                70 00 C=1.316
70 90 L=.600
     IND
                90 92 La.157
     IND
     CAP
                 92 00 C-.136
     INO
                 92 94 L=.157
                 10 94 RLC11N
     DEF2P
 ITRANSMISSION LINE MOUNTED INSIDE PACKAGE *** ***
               100 110 D=9 L=75 RHO=1
ER=9.6 H=15 T=.5 RHO=1 RGH=0
110 120 W=15 L=1075
120 130 D=5 L=75 RHO=1
   WIRE
   HSUB
    ML IN
                                                                                     Test
    WIRE
 DEF2P 100 130 MIDLINE
ITRANSMISSION LINE MOUNTED OUTSIDE PACKAGE ***
MSUB ER=9.6 H=15 T=.5 RHO=1 RGH=0
                                                                                     Fixture
                 150 160 W-15 L-363
     HL IN
 DEF2P 150 160 START

|LABCOM PACKAGE INTERNAL WALL MODEL (REVERSED) ***

IND 200 210 L=.157

CAP 210 000 C=.136
                            L=.157
L=.600
C=1.316
    IND
               210 230
230 240
    IND
    CAP
                240 000
               240 260
260 270
270 000
    IND
                            L-.600
    IND
CAP
                            L=.110
C=.281
               270 272
272 274
274 280
    IND
                             L-.110
    RES
                            R-.5
               274 280 L=4.0
200 280 RLC10UT
    IND
    DEF2P
    R-L-C ELEMENT MODEL OF PACKAGE AND TEST FIXTURE (IDEAL CASE).
     START
     RLC1 IN
     MIDLINE
                  4 9
     RLC10UT
START
 DEF2P 1 6 RLC1PKG
 OUT
    RECIPKG DB(S21) GR2
    RLCIPKG DB(S11) GRJ
 FRED
    SWEEP 50 1250 20
```

Figure 62. Final TOUCHSTONE R-L-C model.




Figure 63. Final TOUCHSTONE R-L-C model (S11) results.




Figure 64. Final TOUCHSTONE R-L-C model (S21) results.

The calculated coupling capacitance (C12) was included in the TOUCHSTONE model in three locations (Fig. 59). The calculated value predicted less coupling than was measured. Therefore, the capacitance was increased to provide results comparable to the measured data. The data for S11 and S21 given in Figs. 63 and 64 were verified for the case where the coupling capacitors are included in the model. Fig. 65 shows the modeled coupling response (C12 = 0.3 pF). As expected, the coupling response is exponentially increasing with frequency and in agreement with the measured data of Fig. 55.




Figure 65. TOUCHSTONE model coupling results.

The complete R-L-C model for the LABCOM VHSIC 196-lead multichip package is shown in Fig. 66 along with the final element values. The measured data in this report is for 50 ohm load conditions and loads other than 50 ohms will have different responses. The model however, is valid for any load conditions.

$L_{m1}$ = .110 nH $C_{12}$ = $C_{m1}$ = .281 pF $R_{o}$ = $L_{s1}$ = .600 nH $L_{o}$ = $C_{s1}$ = 1.316 pF $L_{m2}$ = .157 nH $C_{m2}$ = .136 pF	.300 pF .500 ohm 4.000 nH
---	---------------------------------




Figure 66. Final R-L-C model for the LABCOM (VHSIC) multichip package.

#### 4.8.8 Conclusions and Comments

As shown in Fig. 38, the lower ground plane has holes in it which provides more dielectric surface area to improve the structural strength of the package. These holes may have an effect on the signal propagation at frequencies above several gigahertz. At frequencies below 1 GHz these holes do not present any problems to signal propagation. The parallel ground planes were included in this package to improve the signal propagation over a wide range of frequencies by providing a stable characteristic impedance.

Lead and signal line length are important to the performance of a package. Every inch of path length adds approximately 100-300 ps of delay to the signal. System designers of fast ECL type devices must incorporate these delays into their timing considerations for clock rates above 50-100 MHz. Capacitive coupling increases with path length which increases cross talk and lowers the bandwidth of the package. Line lengths should be kept to a minimum. In the LABCOM 196-lead package the longest path length is approximately 350 mil including a 200 mil lead.

Lower dielectric constants increase the signal propagation velocity which effectively decreases the path length and improves transmission and cross talk properties of the package. The LABCOM multichip package uses  $Al_2O_3$  ( $E_T=9.6$ ) dielectric because of its good hermitic properties. If hermiticity is not a great concern, polyimide substrates ( $E_T=3.5$ ) may be used to improve package transfer properties. Inorganic chip carrier substrates are being developed that exhibit dielectric constants of 1.5-2.0. Also, fine metal lines of non-refractory metals are being developed to improve package properties. Thinner traces allow wider gaps between signal lines (inhibiting cross talk) but may increase the resistance of the line. The layer thickness should be kept thin in order to confine the signal field lines in the ground planes which will inhibit cross talk to adjacent signals.

In summary, short line length, low dielectric constants, thin layers, narrow signal traces, wide gaps between traces and adequate grounding are all conditions that may improve signal handling properties of a package. To maintain a specific characteristic impedance  $(Z_0)$ , certain dimensional and material criteria must be met. Also, the structural and environmental integrity of the package must be considered when making choices to improve the electrical properties of the package.

The LABCOM 196-lead multichip package developed at TI and fabricated at Interamics performs exceedingly well as a carrier for VHSIC chips. The package is designed as a multichip carrier for VHSIC chips that require signals of  $100\,$  MHz and transition times of approximately 1 ns. The measured data given in this report clearly show that the package meets and exceeds the signal handling requirements and provides high I/O count to accommodate multichip use.

#### 4.9 196-PIN PACKAGE POWER AND GROUND PLANE CHARACTERIZATION

The power and ground plane characterization tests were conducted in order to observe and study the electrical behavior of the power and ground systems of the LABCOM VMC 196-pin package. It is important that the package be able to supply the power needs of several VHSIC devices without degrading the quality of the supply voltage.

The Cold Start Power-up Test was conducted to study the natural time delay that the power planes experience when the power to the package is turned on. The power plane over ground plane construction of the package creates a capacitance that will introduce a charge-up time delay. Fig. 67 is a model of the package power plane's equivalent circuit. Using a known resistance to simulate a load, and studying the time constant of the power-up waveform, the inherent capacitance of the power planes can be determined.




Figure 67. Package equivalent circuit.

Because printed circuit board constraints might prevent a designer from hooking up all of the pins of the power and/or ground planes, the Low Current Voltage Drop test was performed to determine the voltage drops around the planes at a particular current level. A small current is forced into one of the pins of the plane under test and sunk from another pin. The voltage created across the plane is measured and recorded. This process is repeated until all combinations of pins have been tested. To complement this test, the resistance between each combination of pins is measured and recorded.

The Infrared Analysis was conducted to determine which structures of the power planes are subject to  $I^2R$  heating under a high-current load. A relatively large current is forced into the pins and a thermal image is made using the UTI 9000 Computerized Color Thermograph. These thermal images are photographed from the thermograph and are included in this report.

The purpose of the Maximum Current Delivery Test is to determine how much current the package's power system is able to withstand. The current through the package is steadily increased until one of the power system structures is destroyed. This value of current is measured and recorded.

### 4.9.1 Cold Start Power-up Test

### Tests Without the Package

The following tests were performed in order to observe the effects of the test equipment and bypass capacitors so that these components could be calibrated out of the final results. By studying the waveforms produced by these tests and comparing them to the waveforms from the tests involving the package, the electrical properties of the power planes were determined.

### 51-ohm Resistor

The power-up waveform of the 51-ohm resistor only was observed and photographed to study the characteristics of the power supply and relay circuit and to compare the waveform with those of the power planes. A 51-ohm resistor was chosen because it is typically a good termination for a signal line and because it would simulate a 500 mW load to a 5V power supply.

It can be seen from the waveform photographs that the relay in the test circuit exhibits a switch bounce problem (Fig. F-1 of "Cold Start Power-on Test Procedure", Dwg. No. 2437697, in Appendix F).

The l  $\mu s/div$  waveform shown in Fig. 68 shows that the relay opens up approximately 2.2  $\mu s$  after it initially closes. Almost 3  $\mu s$  later, the relay closes again.




Figure 68. 51-ohm resistor, 1 µs/div, 2V/div.

The 20  $\mu s/div$  waveform of Fig. 69 shows that the relay needs approximately 80  $\mu s$  to stabilize in the "switch closed" mode.




Figure 69. 51-ohm resistor, 20 µs/div, 2V/div.

Even though the relay switch bounce phenomenon affected the results of this test, we were able to gather some important data about the power plane power-up characteristics. The time intervals between openings and closings of the relay were long enough to charge and discharge the power planes and bypass capacitors of the package and thus we were able to observe the natural time constant of the planes with and without the bypass capacitors.

#### 51-ohm Resistor and Two 0.01 $\mu F$ Capacitors

The two  $0.01~\mu F$  capacitors were added for this test to simulate the noise bypass capacitors which would normally be connected to the primary power plane, Pl, inside the package. As Fig. 70 shows, this RC network now exhibits the characteristics of overshoot, settling time, and exponential decay.

The overshoot rises to approximately 7.1V. From the equation,

$$P.0. = \frac{7.1 - 5}{5} + 100\% \tag{1}$$

the percent overshoot is found to be 42%. It is difficult to find a settling time for the network because the relay bounces open before the system can settle. The opening of the relay creates a charged, unexcited RC network which immediately begins to decay. From the equation

$$v(t) = Ve^{-t/RC}$$
 (2)

we know that the voltage signal should decay to  $5e^{-1}$  or 1.84 volts after one time constant. From Fig. 70, it can be seen that the voltage decays to 1.8V after approximately 1  $\mu$ s. This time then is the time constant of the circuit. Checking mathematically, the time constant (t) of the circuit should be:

$$t = RC = (51 \text{ ohm})(0.02 \mu\text{F}) = 1.02 \mu\text{s}$$
 (3)




Figure 70. 51-ohm resistor and two 0.01  $\mu F$  capacitors, 1  $\mu s/div$ , 2V/div.

# 51-ohm Resistor and One 0.01 µF Capacitor

This test is the same as that described above except that only one  $0.01~\mu F$  capacitor was used to simulate the single bypass capacitors on the secondary (P2) and tertiary (P3) power planes. The overshoot in this case is

$$P.0. = 6.8 - 5 \times 100\% = 36\% \tag{4}$$

It is difficult to find the settling time for this case also due to the bouncing of the relay. The time constant for this case was found from Fig. 71 and equation 2 to be approximately 0.7  $\mu s$ . Checking mathematically, the time constant (t) of the circuit should be

$$t = RC = (51 \text{ ohm})(0.01 \mu\text{F}) = 0.51 \mu\text{s}$$
 (5)




Figure 71. 51-ohm resistor and 0.01 aF capacitor, 1 as/div, 2V/div.

### 4.9.2 Package Power Plane Tests

# Primary Power Plane With 51-ohm Termination

Comparison of the power-up waveform of the primary power plane (Fig. 72) with that of the 51-ohm resistor alone (Fig. 68) reveals an important fact. The power plane causes very little change in the waveform. Close examination of Fig. 72 shows that the inherent capacitance of the power plane does introduce a small overshoot spike which is quickly damped. Also, the voltage signal has time to settle before the relay bounces open. The power plane capacitance causes the signal to fall more slowly after the relay opens, but the difference in time is only about 0.1  $\mu s$ .

# Primary Power Plane With 51-ohm Termination and Two 0.01 pF Capacitors

Two 0.01  $\mu F$  chip capacitors were installed in the bypass capacitor pads of the primary power plane. The resulting power-up waveform is shown in Fig. 73. The bypass capacitors caused a dramatic increase in the overshoot, settling time, and decay time constant when compared with the results of the power plane with no capacitors. However, comparison with Fig. 70 (51-ohm resistor and 0.02  $\mu F$  capacitance only) shows that the package capacitance is very small compared to that of the bypass capacitors. The percent overshoot for this case is

$$P.0. = \frac{6.6 - 5}{5} * 100\% = 32\%$$
 (6)




Figure 72. Primary power plane with 51-ohm termination, 1 μs/div, 2V/div.




Figure 73. Primary power plane with 51-ohm termination and two 0.01  $\mu F$  capacitors, 1  $\mu s/div$ , 2V/div.

The decay time constant (t) was found from Figure 73 and equation 2 to be approximately 1.1  $\mu s$ . If R is assumed to be 51 ohms, then the total capacitance can be found to be

$$C = t/R = 1.1 \mu s/51 \text{ ohms} = 0.0216 \mu F$$
 (7)

The capacitance of the primary power plane must then be approximately 0.0016  $\mu\text{F.}$ 

## Secondary Power Plane With 51-ohm Termination

As was the case with the primary power plane with only a resistive termination (Fig. 72), the secondary power plane power-up characteristic is only slightly different than that of the 51-ohm resistor alone (Fig. 68). The secondary power plane did not produce much of an overshoot at all and the voltage settles out rapidly. Fig. 74 shows that the voltage decay that occurs after the relay opens up is very rapid, but the decay is slightly slower for this case than for the primary power plane. The difference is too small, however, to measure accurately from the photographs.




Figure 74. Secondary power plane with 51-ohm termination 1 µs/div, 2V/div.

## Secondary Power Plane With 51-ohm Termination and 0.01 µF Bypass Capacitors

A 0.01 uF chip capacitor was installed in the bypass capacitor pad of the secondary power plane. The resulting power-up waveform is shown in Fig. 75. The bypass capacitor caused the overshoot, settling time, and decay time constant to increase significantly compared to the power plane with no capacitors. A comparison with the waveform of the resistor and capacitor alone (Fig. 71), however, shows that the capacitance of the power plane must be small compared to that of the bypass capacitors. The percent overshoot for this case is

$$P.0. = \frac{6.4 - 5}{5} * 100\% = 28\%$$
 (8)

The decay time constant (t) was found from Fig. 75 and equation 2 to be approximately 0.6  $\mu sec.$  If R is assumed to be 51 ohms, then the total capacitance can be found to be

$$C = t/R = 0.6 \text{ } \mu \text{s}/51 \text{ ohms} = 0.0118 \text{ } \mu \text{F}$$
 (9)

The capacitance of the primary power plane must then be approximately 0.0018  $\mu\text{F.}$ 




Figure 75. Secondary power plane with 51-ohm termination and 0.01  $\mu F$  capacitor, 1  $\mu s/div$ , 2V/div.

## Tertiary Power Plane With 51-ohm Termination

As was the case with the primary and secondary power planes with only a resistive termination (Figs. 72 and 74 respectively), the tertiary power plane power-up characteristic is only slightly different than that of the 51-ohm resistor alone (Fig. 68). The tertiary power plane produced a very small amount of overshoot and the voltage signal settles out rapidly. Fig. 76 shows that the voltage decay that occurs after the relay opens up is very rapid, but the decay is slightly slower for this case than for the primary and secondary power planes. The difference is too small, however, to measure accurately from the photographs.




Figure 76. Tertiary power plane with 51-ohm termination 1 µs/div, 2V/div.

## Tertiary Power Plane With 51-ohm Termination and 0.01 µF Bypass Capacitor

A 0.01  $\mu F$  chip capacitor was installed in the bypass capacitor pad of the tertiary power plane. The resulting power-up waveform is shown in Fig. 77. The bypass capacitor caused the overshoot, settling time, and decay time constant to increase significantly compared to the power plane with no capacitors. A comparison with the waveform of the resistor and capacitor alone (Fig. 71), however, shows that the capacitance of the power plane must be small compared to that of the bypass capacitors. The percent overshoot for this case is

$$P.0. = \frac{6.2 - 5}{5} * 100\% = 24\%$$
 (10)

The decay time constant (t) was found from Fig. 77 and equation 2 to be approximately 0.7  $\mu s$ . If R is assumed to be 51 ohms, then the total capacitance can be found to be

$$C = t/R = 0.7 \ \mu s/51 \ \text{ohms} = 0.0378 \ \mu F$$
 (11)

The capacitance of the primary power plane must then be approximately 0.0037  $\mu\text{F}_{\bullet}$ 




Figure 77. Tertiary power plane with 51-ohm termination and 0.01  $\mu F$  capacitor, 1  $\mu s/div$ , 2V/div.

## 4.9.3 Low-Current Voltage Drop Test

## Voltage Drop Measurements

ľ

The voltage drop test was conducted by flowing current into a particular pin of the power or ground system under test and sinking that current from another pin of that system. This was done for all combinations of pins on each plane using the power plane test fixture switching scheme. In all tests, the current was regulated with the voltage and current controls of the power supply to be 100 mA + 1 mA. The voltage created by the current flow was measured from the package lead braze pad of the pin where the current was supplied to the braze pad of the pin where the current was sunk. The results of this test are presented in Table 11.

From the data gathered in this experiment, it can be seen that voltage drops between pins on opposite sides of the power planes were greater than those between pins on adjacent sides. The data also show that the voltage drops around the secondary power plane are smaller than for the primary power plane. The voltage drops of the secondary plane are smaller because that plane has fewer openings for vias from other networks and thus more conductive

Table 11. 196-pin Package Voltage Drop Measurements.

	Source Pin	Sink Pin	Voltage Drop (mV)
Primary Power Plane, Pl	25	74	17.68
izzmary tower radius,	25	123	21.85
	25	172	17.68
	74	123	17.98
	74	172	21.77
	123	172	17.60
Secondary Power Plane, P2	17	66	17.39
	17	115	20.85
	17	164	16.58
	66	115	16.95
	66	164	20.61
	115	164	17.25
Tertiary Power Plane, P3	33	82	19.74
	33	131	24.41
	33	180	20.20
	82	131	19.73
	82	180	24.18
	131	180	19.72
Ground Network	9	41	4.24
Ground Network	9	58	4.22
	9	<b>9</b> 0	4.30
	9	107	4.17
	9	139	4.11
	9	156	4.21
	9	188	3.85
	41	58	3.80
	41	<b>9</b> 0	4.20
	41	107	4.15
	41	139	4.23
	41	156	4.30
	41	188	4.24
	58	<b>9</b> 0	4.01
	58	107	4.00
	58	139	4.07
	58	156	4.19
	58	188	4.20
	<b>9</b> 0	107	3.64
	<b>9</b> 0	139	3.99
	90	156	4.18
	<b>9</b> 0	188	4.25
	107	139	3.75
	107	156	3.97
	107	188	4.11
	139	156	3.55
	139	188	4.04
	156	188	4.05

material. Although the tertiary power plane has even more conductive material than the secondary plane, the voltage drops are higher for the tertiary plane than for both of the other planes. The advantages gained by having more conductor are lost by having longer vias between the pins and the power plane. The voltage drops around the ground network are relatively small because all of the pins are connected to the base, which has very little resistance.

#### Resistance Measurements

To complement the data gathered from the Low Current Voltage Drop Test and to aid in creating a model of the power and ground systems. The resistances between all combinations of pins of the power and ground systems were measured and are tabulated in Table 12. These measurements were taken from the braze pad of the first pin to the braze pad of the second using a Hewlett-Packard 3478A Multimeter in the two-probe resistance mode. The resistance of the test leads was measured and subtracted from the actual meter reading to produce the results in Table 12.

The data gathered during this test correlates very well with the data gathered during the voltage drop test. The resistances are smaller for the secondary power plane than for the primary due to more conductive material on the secondary plane. The tertiary plane has even more conductive material than the secondary, but the tertiary plane's resistances are higher due to the longer vias from the braze pads to the power plane. The ground plane resistances are very low because all of the pins are connected to the base, which has very little resistance.

## 4.9.4 Infrared Analysis

The photographs taken of the color thermograph display during the infrared analysis show that the package is able to withstand relatively large amounts of current before the package structures become unacceptably hot. It is obvious from the photographs that the package leads tend to be the hottest structures at high current levels. The lead-to-package braze pads and the vias under them tend to be the next hottest structures.

All tests were conducted in a 20°C, still-air ambient environment. One lead from each power plane was subjected to various amounts of current, and the temperature of the lead was allowed to stabilize. The infrared image of the lead under test was photographed and its temperature recorded. Each lead was tested at one, two, and three amperes of current. Figs. 78 through 86 are the photographs taken of the thermograph display during this test. The colors in the photographs represent the relative temperatures of the structures of the package. The white areas are the hottest and it is the temperature of this area that is recorded for each case. Each color in the photographs represents a region of the temperature gradient. The actual temperature of a particular color depends on the °C per color level (0.1°C/L) and mid-color bar temperature settings on the thermograph. On some of the figures, the cross hairs are centered on the hottest area of the package lead and the actual temperature of that area is displayed in the lower right hand corner of the display.

Table 12. 196-pin Package Resistance Measurements.

	From Pin	To Pin	Resistance (ohms)
Primary Power Plane, Pl	25	74	0.155
,	25	123	0.197
	25	172	0.154
	74	123	0.170
	74	172	0.199
	123	172	0.180
Secondary Power Plane, P?	17	66	0.154
	17	115	0.181
	17	164	0.129
	66	115	0.145
	66	164	0.166
	115	164	0.141
Tertiary Power Plane, P3	33	82	0.161
	33	131	0.213
	33	180	0.163
	82	131	0.171
	82	180	0.215
	131	180	0.163
Ground Network	9	41	0.037
	9	58	0.036
	9	90	0.037
	9	107	0.038
	9	139	0.034
	9	156	0.032
	9	188	0.031
	41	58	0.036
	41	90	0.033
	41	107	0.044
	41	139	0.038
	41	156	0.034
	41	188	0.036
	58	90	0.029
	58	107	0.036
	58	139	0.040
	58	156	0.039
	58	188	0.036
	90	107	0.032
	90	139	0.035
	90	156	0.031
	90	188	0.033
	107	139	0.040
	107	156	0.038
	107	188	0.031
	139	156	0.038
	139	188	0.040
	156	188	0.039




Figure 78. Pin 123 of Pl, lA, maximum temperature 29.8°C.




Figure 79. Pin 115 of P2, 1A, maximum temperature 27.2°C.




Figure 80. Pin 131 of P3, 1A, maximum temperature 27.2°C.




Figure 81. Pin 123 of P1, 2A, maximum temperature 48.2°C.




Figure 82. Pin 115 of P2, 2A, maximum temperature 38.4°C.




Figure 83. Pin 131 of P3, 2A, maximum temperature 37.6°C.




Figure 84. Pin 123 of P1, 3A, maximum temperature 58.5°C.




Figure 85. Pin 115 of P2, 3A, maximum temperature 55.7°C.




Figure 86. Pin 131 of P3, 3A, maximum temperature 58.0°C.

Additionally, each power plane was photographed with the four leads of the plane carrying a total of 5A of current. Figs. 87 through 89 are the photographs taken of the thermograph display during these tests. As seen in these figures, some of the pins on each plane tend to be slightly hotter than the others. This difference is caused by the wires from the power supply to these leads being somewhat shorter than the others and thus carrying more current due to lower resistance. The actual temperature difference is only a few tenths of a degree Celsius.

## 4.9.5 Maximum Current Delivery Test

The maximum current carrying capability of the package leads was found by forcing large amounts of current through the leads until they were destroyed. The test started on each lead at approximately 2.5A. The current was slowly increased (0.01 V/s) until the lead was fused and current went to zero. The maximum current for the power and ground leads of a random sample package are given in Table 13. It should be noted that these values are the fuse point of the leads due to an increasing current. It is apparent from the results that the leads cannot be expected to withstand a continuous current of 4A or more. Further tests concluded, however, that the leads can withstand a continuous current of up to 3A.




Figure 87. Pins 25, 74, 123 and 172 of Pl, 5A total.




Figure 88. Pins 17, 66, 115 and 164 of P2, 5A total.




Figure 89. Pins 33, 82, 131 and 180 of F3, 5A total.

Table 13. Maximum Current of Power and Ground Leads.

Lead No.	System	Max. Current (amps)
9	GND	4.01
17	P2	4.23
25	Pl	4.18
33	Р3	4.14
41	GND	4.21
58	GND	4.52
66	P2	4.59
74	Pl	5.08
82	Р3	4.50
90	GND	5.15
107	GND	4.98
115	P2	4.21
123	Pl	4.05
131	Р3	4.17
139	GND	4.09
156	GND	4.10
164	P2	4.05
172	P1	3.98
180	ь3	4.11
188	GND	3.96

4.10 POWER AND GROUND NETWORK RESISTANCE MODEL

## 4.10.1 Calculations of Structure Resistances

## Package Leads

The resistances of a number of the leads of several packages were measured. This measurement was taken with a four-point probe from the tip of the lead to the braze pad of the package. From the data, the mean resistance of the leads was found to be 0.028 ohms.

#### Vias

The package vendor specified that the resistance of the vias is approximately 10 milliohms per layer. This specification is based on the via geometry and material. The vias are 8 mils in diameter and 8 mils deep per penetrated layer. The material of the vias is a tungsten thick film.

## Power and Ground Plane Material

The power and ground planes are made of the same tungsten thick film material as the vias. The vendor specification calls for the planes to have a sheet resistance of 15 mohms per square. Using 10X artwork of the package, the number of squares between each node of the planes was found. The resistance between each node was calculated from the number of squares and the sheet resistance.

## Seal Ring (Ground Network Only)

To find the resistance of the seal ring, the relation

$$R = \frac{p1}{A}$$

was used; where R = resistance in ohms, p = resistivity of Kovar in ohm-mils, l = length of resistor in mils, and A = cross sectional area of the seal ring in mils<sup>2</sup>. The resistivity of Kovar was found in the CRC Handbook of Chemistry and Physics to be 49 ohms-cm, which converts into l.929E-02 ohm-mils. The cross-sectional area of the seal ring was found from the package drawings to be  $l.500 \, \text{mils}^2$ , and the length of the seal ring between nodes was measured from the  $l.00 \, \text{mils}^2$ .

#### 4.10.2 Resistance Data

#### Labels

The resistors on the models are labeled as follows: RL : Resistance of package leads; RV : Resistance of vias; RP : Resistance of plane material; RS : Resistance of the seal ring (ground network only). The resistors are numbered sequentially, beginning with one (1), on each network.

## Primary Power Plane - Pl

Resistor	Value (ohms)	Resistor	Value (ohms)
RL1	0.028	RP16	0.029
RL2	0.028	RV17	0.010
RL3	0.028	RV18	0.010
RL4	0.028	RV19	0.010
RV5	0.020	RV20	0.010
RV6	0.020	RP21	0.1103
RV7	0.020	RP22	0.1103
RV8	0.020	RP23	0.1103
RV9	0.020	RP24	0.1103
RV10	0.020	RP25	0.1103
RV11	0.020	RP26	0.1103
RV12	0.020	RP27	0.1103
RP13	0.029	RP28	0.1103
RP14	0.029	RV29	0.005
RP15	0.029	RV30	0.005

## Secondary Power Plane - P2

Resistor	Value (ohms)	Resistor	Value (ohms)
RLl	0.028	RP15	0.049
RL2	0.028	RP16	0.049
RL3	0.028	RV17	0.015
RL4	0.028	RV18	0.015
RV5	0.020	RV19	0.015
RV6	0.020	RV20	0.015
RV7	0.020	RP21	0.0745
RV8	0.020	RP22	0.1449
RV9	0.030	RP23	0.0745
RV10	0.030	RP24	0.1449
RV11	0.030	RP25	0.0745
RV12	0.030	RP26	0.1449
RP13	0.049	RP27	0.1449
RP14	0.049	RP28	0.1449

# Tertiary Power Plane - P3

Resistor	Value (ohms)	Resistor	Value (ohms)
RL1 RL2 RL3 RL4 RV5 RV6 RV7 RV8 RV9 RV10 RV11 RV12 RP13 RP14	0.028 0.028 0.028 0.020 0.020 0.020 0.020 0.040 0.040 0.040 0.049 0.049	RP16 RV17 RV18 RV19 RV20 RP21 RP22 RP23 RP24 RP25 RP26 RP27 RP28 RV31	0.049 0.020 0.020 0.020 0.020 0.1103 0.0551 0.1103 0.0551 0.1103 0.0551 0.1103 0.0551
	U • U ¬ J		

## Ground Network

Resistor	Value (ohms)	Resistor	Value (ohms)
RLI	0.028		( , , , , , , , , , , , , , , , , , , ,
RL2	0.028	RV29	0.010
RL3		RV30	0.010
RL4	0.028	RV31	0.010
RL5	0.028	RV32	0.010
RL6	0.028	RS33	0.0018
RL7	0.028	RS34	0.0016
RL8	0.028	RS35	0.0018
RV9	0.028	RS36	0.0022
RV10	0.010	RS37	0.0022
RV11	0.010	RS38	0.0016
RV12	0.010	RS39	0.0018
RP13	0.010	RS40	
RP14	0.010	RS41	0.0022
RP15	0.010	RS42	0.0018
RP16	0.010	RS43	0.0016
-	0.010	RS44	0.0018
RV17	0.010	RS45	0.0022
RV18	0.010	RS46	0.0018
RV19	0.010	RS47	0.0016
RV20	0.010	RS48	0.0018
RV21	0.010	RP49	0.0022
RV22	0.010	RP50	0.025
RV23	0.010		0.065
RV24	0.010	RP51	0.082
RV25	0.010	RP52	0.065
RV26	0.010	RP53	0.025
RV27	0.010	RP54	0.117
RV28	0.016	RP55	0.025
	0.010	RP56	0.065

Resistor	Value (ohms)	Resistor	Value (ohms)
RP57	0.082	RP105	0 102
RP58	0.065	RP106	0.102
RP59	0.025	RP107	0.019 0.016
RP60	0.117	RP108	0.018
RP61	0.025	RP109	0.046
RP62	0.065	RP110	0.018
RP63	0.082	RP111	0.102
RP64	0.065	RP112	0.019
RP65	0.025	RP113	0.016
RP66	0.117	RP114	0.048
RP67	0.025	RP115	0.016
RP68	0.065	RP116	0.019
RP69	0.082	RP117	0.102
RP70	0.065	RP118	0.019
RP71	0.025	RP119	0.016
RP72	0.117	RP120	0.048
RV73	0.010	RV121	0.030
RV74	0.005	RV122	0.040
RV75	0.010	RV123	0.040
RV76	0.005	RV124	0.040
RV77	0.010	RV125	0.030
RV78	0.005	RV126	0.040
RV79	0.010	RV127	0.040
RV80	0.005	RV128	0.040
RV81	0.010	RV129	0.030
RV82	0.005	RV130	0.040
RV83	0.010	RV131	0.040
RV84	0.005	RV132	0.040
RV85	0.010	RV133	0.030
RV86	0.005	RV134	0.040
RV87	0.010	RV135	0.040
RV88	0.005	RV136	0.040
RV89	0.020	RP137	0.037
RV90	0.020	RP138	0.075
RV91 RV92	0.020	RP139	0.037
	0.020	RP140	0.024
RV93	0.020	RP141	0.037
RV94	0.020	RP142	0.075
RV95 RV96	0.020	RP143	0.037
RP97	0.020	RP144	0.024
RP97 RP98	0.016	RP145	0.037
RP99	0.019	RP146	0.075
RP100	0.102	RP147	0.037
RP100 RP101	0.019	RP148	0.024
RP101 RP102	0.016	RP149	0.037
RP102 RP103	0.048	RP150	0.075
RP103	0.016 0.019	RP151	0.037
	0.019	RP152	0.024

RESISTON VALUES
RESISTON VALUE

BASE ATTACHMENT METALLIZATION

LOWER GROUND PLANE

SEAL RING BRAZE METALLIZATION

UPPER GROUND PLATE

BOND SHELF

RP141

LABCOM - VMC

196 - PIN PACKAGE

1/2 RESISTANCE NETWORK MODEL FOR GROUND SYSTEM

RV128

RV127 ₹

RP105

RV126

RP140

A0176

RP102

RP104

**≉** RV78

RV91 RP103

RP142

RS39

RV22


RP56

RP55 # RV77

RS37

RV21

Figure 90. Resistance network model for ground system.



Resistance network model for primary, secondary and tertiary power planes. Figure 91.

#### SECTION V

#### 883 PACKAGE / LID EVALUATION

## 5.0 INTRODUCTION

The objective of this effort was to determine the environmental integrity of both packages by testing for conformance to the package evaluation requirements as detailed in this section. The parts were tested to applicable MIL-STD-883 Methods in addition to being temperature cycled to evaluate any structural effects on the package itself. Additional temperature cycling and vibration testing were performed upon packages mounted to boards to test for adverse effects on the solder joints. The coefficient of thermal expansion of both packages and one lid size were characterized.

A test sequence was developed which would test both packages to the appropriate conditions of all applicable MIL-STD-883C methods. This included physical dimensions, solderability, thermal shock, stabilization bake, lead integrity, hermeticity, package isolation, moisture resistance and salt atmosphere. Physical dimensions were also taken for both lids.

## 5.1 SUMMARY OF PACKAGE TEST SEQUENCE

Table 14 is a summary of the tests which were performed on the package, the method used and the number of samples tested. Physical dimensions of the lids were also taken per MIL-STD-883, method 2016.

Table 14. Package Test Sequence

		883		Sample
Subgroup	Test	Method	Condition	Size
1	Physical Dimensions	2016		15
2	Solderability	2003	SnPb at 245 +/- 5° C	3
3	Thermal Shock	1011	С	3
	Stabilization Bake	1008	24 hours at 150° C	3
	Lead Integrity	2004	B2, .229 +/014 kg,	
			3 cycles at 90°,	
			15 leads minimum	3
	Hermeticity	1014	A4	3
4	Package Isolation	1003	600 VDC, 100 nA minimum	3
5	Moisture Resistance	1004	10 cycles	5
6	Salt Atmosphere	1009	24 hours at 35° C	5
7	Plating Thickness	none	50 - 225 μinches Au	100%
			$50$ - $350~\mu inches Ni$	
8	CTE Characterization	none	Cooling first, heating second	2
*	Random and Harmonic	none	One octave band, frequency	4
	Vibration, packages		centered around previously	
	assembled to board		determined characteristic	
			frequency, increase	
			amplitude to failure	
*	Temperature cycling,	none	-55 to 125° C	4
	package assembled		to failure	
	to board			
*	Package hermeticity	none	-55 to 125° C	6
	through temperature			
	cycling			

#### 5.2 PHYSICAL DIMENSIONS

#### 5.2.1 Physical Dimensions - Packages

Twelve different dimensions were checked for a sample of fifteen pieces each of the two package sizes. A list describing these dimensions follows (see Figures 92 and 93 for pictorial representations of these dimensions for the 196 I/O and 308 I/O packages respectively):

- (A) Outside dimension of the seal ring
- (B) Width of the seal ring
- (C) Outside dimension of ceramic package body
- (D) Length of the top braze pad
- (E) Width of the top braze pad
- (F) Existence of index corner chamber (yes/no)
- (G) Inside dimension of lead frame tie bar
- (H) Dimension of first lead center line to last lead center line on a given side
- (I) Width of lead
- (J) Thickness of lead frame
- (K) Thickness of ceramic package body
- (L) Overall package thickness

A summary of the results of the package physical dimension verification is shown in Tables 15 and 16. Although fifteen pieces of each package type were examined, a greater number of measurements was taken depending upon the dimension being measured.

The number of measurements, mean value, standard deviation, and delta from the nominal value is shown in these tables with respect to the specified dimensions and allowable tolerance.

Method 2016 of MIL-STD-883C also calls for an external visual inspection. These results are noted in the following discussion.

One of the fifteen 196 I/O packages was classified as a failure due to contamination present within the package cavity. Ten of the fifteen packages were failed on dimension (G) which is the inside dimension of the lead frame tie bar. This was solely due to the fact that the lead frame was designed to a 1.950 nominal instead of a 1.950 minimum. At any rate, this did not result in any subsequent processing problem with the parts.

Two of the fifteen 308 I/O packages were classified as failures due to package cavity contamination. Also, as with the 196 lead package, thirteen of the fifteen packages tested failed on the inside dimension of the lead frame for the reason stated above. In addition, one out of fifteen failed on dimension (A) which is the outside dimension of the seal ring, four of fifteen failed on dimension (C) which is the outside dimension of the ceramic package body, and twelve of the fifteen failed on dimension (D) which is the length of the top braze pad. Dimensions (A) and (C) are somewhat critical and need to be worked with the package vendor but (D) is not critical and its tolerance can probably be loosened without any adverse effects.




Figure 92. Package Dimensions of 196 1/0




Figure 93. Package Dimensions of 308 1/0

Table 15. 196 Lead Package

						NUMBER OF
			DELTA FROM		STANDARD	MEASURE-
DIM	ENSION	TOLERANCE	NOMINAL	MEAN	DEVIATION	MENTS
(A)	1.250	+/010	+ .00126	1.25126	.00325	60
(B)	.0375	+/0045	00177	.03573	.00171	60
(c)	1.350	+/011	+ .00099	1.35099	.00129	60
(D)	0.030	+/005	00232	.02768	.00381	28
(E)	0.020	+/005	+ .00057	.02057	.00042	28
(F)	Yes					
*(G)	1.950	minimum	00071	1.94929	.00143	36
(H)	1.200	+/003	+ .00018	1.11018	.00275	60
(I)	.010	+/005	00029	.00971	.00058	36
J)	.005	none	+ .00021	.00521	.00035	36
(K)	. 049	+/007	00037	.04863	.00016	60
(L)	.115	maximum	00819	.10681	.00091	16

NOTE: \* indicates delta from nominal in excess of specified tolerance

Table 16. 308 Lead Package

						NUMBER OF
			DELTA FROM		STANDARD	MEASURE-
DIM	ENSION	TOLERANCE	NOMINAL	MEAN	DEVIATION	MENTS
(4)	1 050	. / 015	. 00607	1 05607	00304	60
(A)	1.850	+/015	+ .00607	1.85607	.00304	60
(B)	.0375	+/0045	+ .00192	. 03942	.00135	60
(C)	2.050	+/016	+ .00866	2.05866	.00334	60
*(D)	0.030	+/005	+ .00896	.03896	.00413	66
(E)	0.020	+/005	+ .00180	.02180	.00072	68
(F)	Yes/No					
*(G)	2.650	minimum	00090	2.64910	.00163	30
(H)	1.900	+/003	00203	1.89797	.00234	58
(I)	.010	+/005	00005	. 00995	.00012	66
(J)	.005	none	+ .00002	.00502	.00016	38
(K)	. 049	+/007	00198	. 04702	.00083	60
(L)	.115	maximum	00828	.10672	.00142	60

NOTE: \* indicates delta from nominal in excess of specified tolerance

## 5.2.2 Physical Dimension - Lids

Four different dimensions were checked for each of the two lids. A list describing these dimensions follows (see Figure 94 for a pictorial representation of these dimensions):

- (A) Lid length
- (B) Lid width
- (C) Lid overall thickness(D) Lid step thickness




Figure 94. Lid Dimensions of 196 and 308 Lead Package

A summary of the results of the lid physical dimension verification is shown in Tables 17 and 18 for the 196 lead lid and 308 lead lid respectively. Fifteen pieces of each lid type were examined.

The number of measurements, mean value, standard deviation and delta from the nominal value is shown in these tables with respect to the specified dimension and allowable tolerance.

All lids tested were well within the specification.

Table 17. 196 Lead Package Lid

DIM	ENSION	TOLERANCE	DELTA FROM NOMINAL	MEAN	STANDARD DEVIATION	NUMBER OF MEASURE - MENTS
(A)	1.245	+/005	00047	1.24453	.00111	15
(B)	1.245	+/005	+ .00177	1.24677	.00112	15
(T)	0.015	+/002	00023	.01477	.00026	15
(F)	0.0045	+/001	+ .00050	. 005	-0-	15

Table 18. 308 Lead Package Lid

DIM	ENSION	TOLERANCE	DELTA FROM NOMINAL	MEAN	STANDARD DEVIATION	NUMBER OF MEASURE- MENTS
(A)	1.845	+/005	00060	1.84440	.00188	15
(B)	1.845	+/005	00267	1.84233	.00129	15
(T)	0.015	+/002	00080	.01420	. 00045	15
(F)	0.0045	+/001	+ .00037	.00487	.00037	15

## 5.3 SOLDERABILITY

#### 5.3.1 Introduction

The purpose of this test was to determine the solderability of the package leads. This determination is made on the basis of the ability of the leads to be wetted or coated by solder using a dip procedure. This testing verifies that the lead frames have been processed, i.e. plated, satisfactorily during fabrication to facilitate the formation of a solder connection. An accelerated aging test is included which simulates a minimum of six months natural aging under a combination of various storage conditions that have different deleterious effects. This is done through the use of an eight hour steam bath at 245° C. Failure criteria based on MIL-STD-883C, Method 2003.5 dictates that the total surface area of the dipped part of the termination is at least 95 percent covered by a continuous new solder coating and that pinholes, voids, porosity, nonwetting, or dewetting are not concentrated in one area and do not exceed 5 percent of the total area.

#### 5.3.2 Results

Three samples of each of the two package types were subjected to the solderability test and all passed. The lids were not subjected to solderability testing since they are not soldered onto the package assembly in its final form.

#### 5.4 THERMAL SHOCK

#### 5.4.1 Introduction

The purpose of this test is to determine the resistance of the device to sudden exposure to extreme changes in temperature. These conditions may be encountered in equipment operated intermittently in low temperature areas. Permanent changes in operating characteristics and physical damage produced during temperature shock occur principally from stresses resulting from combinations of materials which have different coefficients of thermal expansions. Typical effects of thermal shock include cracking and delamination of substrates or wafers, opening of seals or seams, and changes in electrical characteristics due to moisture effects or to mechanical displacement of conductors or insulating materials. Failure criteria per MIL-STD-883C, Method 1011.7, Condition C consists of any evidence of defects or damage to the case, leads or seals after exposure to 15 cyclcs of -65°C to 150°C.

## 5 4.2 Results

Three samples of each of the two package types were subjected to this thermal shock test and all passed.

#### 5.5 STABILIZATION BAKE

#### 5.5.1 Introduction

The purpose of this test is to determine the effect of storage at elevated temperatures without electrical stress applied. This method may also be used in a screening sequence or as a preconditioning treatment prior to the performance of other tests. The packages were stored per MIL-STD-883C, Method 1008.2 for 24 hours at  $150^{\circ}$  C.

## 5.5.2 Results

Three pieces of each of the two package types were subjected to the 24 hour stabilization bake and all passed.

#### 5.6 LEAD INTEGRITY

#### 5.6.1 Introduction

The purpose of this test is to determine the integrity of the package lead frames. MIL-STD-883C, Method 2004.5, Condition B2 employs multiple applications of bending stresses primarily to determine the resistance of the leads to metal fatigue under repeated bending. Condition B2 calls for the application of a 3 oz. force to each lead to be tested for three  $90^{\circ}$  arcs of the case.

#### 5.6.2 Results

A minimum of fifteen leads were tested for each of three samples of the two package types. All leads passed this test.

#### 5.7 HERMETICITY

#### 5.7.1 Introduction

The purpose of this test is to determine the effectiveness of a device package seal. This test is performed per MIL-STD-883C, Method 1014.8, Condition A4, and is conducted on an unlidded package by placing the package, cavity down, over the evacuation port of a leak detector. A sound seal is created between the package and the leak detector through the use of a lubricated gasket. The external portion of the package is flooded with helium gas at a pressure of 30 psig and presence of helium is sensed inside the package by the leak detector. Failure occurs if the measured leak rate exceeds 1 x  $10^{-8}$  atm cc/sec He.

## 5.7.2 Results

Three samples of each of the two package types were subjected to this hermeticity test and all passed.

#### 5.8 PACKAGE ISOLATION

#### 5.8.1 Introduction

This test is to measure the resistance offered by the insulating members of a component part to an impressed direct voltage tending to produce a leakage of current through or on the surface of these members. Insulation resistance measurements should not be considered the equivalent of dielectric withstanding voltage or electric breakdown tests. A clean, dry insulation may have a high insulation resistance, and yet possess a mechanical fault that would cause failure in the dielectric withstanding voltage test. Factors affecting insulation resistance measurements include temperature, humidity, residual charges, charging currents, etc. The specification for these packages is 100 nanoamps maximum at an applied voltage of 600 VDC.

#### 5.8.2 Results

Due to the construction of the packages (i.e. plating tie bar shorting all electrical connections together), this test was not performed. It is anticipated that there will be no problem in meeting the specification based on readings from other fine pitch packages fabricated by the same package vendor.

#### 5.9 MOISTURE RESISTANCE

#### 5.9.1 Introduction

The moisture resistance test is performed for the purpose of evaluating, in an accelerated manner, the resistance of components to the deteriorative effects of the high-humidity and heat conditions typical of tropical environments. Most tropical degradation results directly or indirectly from absorption of moisture vapor and films by vulnerable insulating materials, and from surface wetting of metals and insulation. These phenomena produce many types of deterioration, including corrosion of metals and detrimental changes in electrical properties. This test, MIL-STD-883C, Method 1004.7, differs from the steady-state humidity test and derives added effectiveness in its employment of temperature cycling, which provides alternate periods of condensation and drying essential to the development of the corrosion processes. The test includes a low-temperature subcycle that acts as an accelerant to reveal otherwise indiscernible evidences of deterioration since stresses caused by freezing moisture tend to widen cracks and fissures. Results obtained with this test are reproducible and have been confirmed by investigations of field failures. Failure criteria per this MIL method classifies failures as the following:

- · Missing, faded or otherwise illegible markings.
- Evidence of corrosion over more than 5 percent of the area of finished metal.
- · Missing, broken or partially separated leads.
- Corrosion formations which bridge between leads or metal areas.
- Electrical end-point or insulation resistance test failures.

#### 5.9.2 Results

Five samples of each of the two package types were subjected to ten cycles of the moisture resistance test and all passed.

#### 5.10 SALT ATMOSPHERE

## 5.10.1 Introduction

This test is proposed as an accelerated laboratory corrosion test simulating the effects of seacoast atmosphere on devices and package elements. Per the appropriate conditions of MIL-STD-883C, Method 1009.6, the parts are subjected to a  $35^{\circ}$  C salt fog environment for 24 hours. Applicable failure criteria consists of the following:

- (a) Evidence of corrosion over more than five percent of the area of the finish or base metal of any package element or any corrosion that completely crosses the element
- (b) Leads that pass criteria cited in (a) but which exhibit electrochemical degradation (pinholes, pitting, blistering, flaking, etc.) shall be further tested as follows: bend the leads through 90 degrees at the point of degradation in such a manner that tensile stress is applied to the defect region - any lead which breaks or shows degradation of the base material that completely crosses the lead when viewed from directly above the defect shall be considered a reject
- (c) Leads missing, broken or partially separated

#### 5.10.2 Results

Five packages were subjected to the salt atmosphere test as described above and three of the parts failed due to corrosion of metallized surfaces. This was expected to some degree due to the severity of the test and the stringency of the failure criteria. It was later determined that these sample parts did not contain a nickle flash and were not intended for salt atmosphere stressing.

### 5.11 PLATING THICKNESS

#### 5.11.1 Introduction

Gold and nickel plating thicknesses were measured on a group of 27 packages in a combination of the two package types to verify conformance with the specified plating thicknesses. The specification on both package types was as follows:

Gold - 50  $\mu$ inches minimum, 225  $\mu$ inches maximum over Nickel - 50  $\mu$ inches minimum, 350  $\mu$ inches maximum

#### 5.11.2 Results

Measurement readings were taken at four points on each part and averaged. The results of the test are as shown in Table 19.

Table 19. Plating Thickness

	GOLD THICKNESS μIN	$ ext{NICKEL}$ THICKNESS $\mu$ IN
SAMPLE 1	169	117
SAMPLE 2	126	109
SAMPLE 3	187	56
SAMPLE 4	114	163
SAMPLE 5	107	94
SAMPLE 6	190	49 *
SAMPLE 7	40 *	47 *
SAMPLE 8	122	134
SAMPLE 9	224	37 *
SAMPLE 10	100	37 ★
SAMPLE 11	198	42 *
SAMPLE 12	72	46 *
SAMPLE 13	196	71
SAMPLE 14	105	68
SAMPLE 15	136	125
SAMPLE 16	125	107
SAMPLE 17	97	55
SAMPLE 18	146	102
SAMPLE 19	159	145
SAMPLE 20	109	54
SAMPLE 21	127	130
SAMPLE 22	69	81
SAMPLE 23	100	46
SAMPLE 24	191	51
SAMPLE 25	135	97
SAMPLE 26	121	157
SAMPLE 27	76	30 *
MEAN	131.15	83.33
STANDARD DEVIATION	45.60	40.68
FAILURES (%)	1	6

NOTE: Failures are denoted by asterisk (\*) in data listing, all failures were due to underplating.

#### 5.12 CTE CHARACTERIZATION

#### 5.12.1 Introduction

Testing was performed in the Mechanical Engineering Lab at Texas Instruments to determine the coefficient of thermal expansion (CTE) of the 196 I/O package and the 308 I/O package as well as a 308 I/O package lid. The purpose of the test was to establish a database for CTE on VHSIC chip carriers.

#### 5.12.2 Test Procedure

The procedure listed below was used to measure the CTE on all three parts mentioned above.

- 1. One 308 I/O chip carrier, one 196 I/O chip carrier and a 308 I/O chip carrier lid were the test samples used in this characterization.
- 2. Micro-Measurements WK-00-125MG-350 strain gauges were used for this test. The WK series gauge was selected for its wide temperature range and environmental resistance capabilities. This strain gauge also features a dual-grid resistance pattern which ensures that, when separated, each gauge will be matched in apparent strain characteristics, as in all other properties.
- 3. The matching gauge patterns were separated into two separate . One served as the active gauge on the test sample and the other was mounted on titanium silicate to be used as a temperature compensation gauge.
- 4. Ten locations were selected to mount the active legs (See Figures 95 and 96). Two were placed at a right angle to one another inside each package (where a chip would normally be mounted). Two more were mounted on the outside of each package, back-to-back of the mounted guage on the inside. In addition, two were placed back-to-back on a 308 I/O lid.
- 5. The gauge locations were degreased, lightly sanded and chemically cleaned to prepare the surfaces for bonding.
- 6. A heat-curing epoxy was used to adhere them to the test samples. Micro-Measurements M-Bond 600 was selected for its wide temperature range. They were bonded in place according to the standard procedure called out in Micro-Measurements Instruction Bulletin B-130-10. The epoxy was cured for two hours at 325° F and post-cured at 400° F for two more hours.
- 7. In a similar manner, the matching or compensation components were bonded to a titanium silicate with the M-Bond 600 epoxy.
- 8. The gauges were configured in a Wheatstone bridge circuit (half-bridge configuration), with each active gauge wired in the tension leg and each compensation gauge wired in the compression leg. This is done to compensate for the error due to the apparent strain. The active or positive leg of the bridge produces a strain reading due to thermal loading combined with apparent strain and the compression or negative leg produces a reading due to the apparent strain of the matching gauge only, since the CTE of titanium silicate is negligible. The output due to the apparent strain in the two cancels electrically and only the strain due to the thermal expansion of the test part is measured.




Figure 95. <u>Strain Gauge Locations</u>




Figure 96. Strain Gauge Locations

- 9. Thermocouples were attached with thermal RTV and copper tape on the two packages, the lid and the titanium silicate to monitor the sample temperatures during the test.
- 10. The bridge circuits were wired into input connectors which were installed in the Solartron datalogger. The test samples were then placed in an environmental chamber. The datalogger was turned on and, after an initial warm-up period, all were balanced (zero strain) at room temperature (23° C).
- 11. The samples were allowed to thermal stabilize at selected temperatures. The Solartron Datalogger recorded all strain values and part temperatures at each stabilized point. The order and values of the temperatures selected for this test were: 23, -60, -50, -20, 0, 20, 40, 60, 80, 100, 120 and 23° C.
- 12. The test samples were cycled through all stabilized points three times to stabilize any hysteresis present in the gauge installation. All strain and temperature values were recorded for each stabilized point.
- 13. After being satisfied that the data was repeatable, the test samples were again cycled three times through all the stabilized points and data recorded for each temperature.
- 14. The strain and thermocouple measurements from the last three cycles were loaded into a LOTUS spreadsheet. The strain values from back-to-back were averaged to minimize errors due to test sample warpage during temperature cycling. CTEs were calculated based on the following formula.

# CTE - Difference in strain between stabilized readings Difference in temperature between stabilized readings

## 5.12.3 Equipment

A list of the equipment used in this testing follows:
Solartron 3530E Datalogger
Texas Instruments Professional Computer
LOTUS 1-2-3 Software
Associated Oven
Micro-Measurements WK-00-125MG-350 Strain Gauges, Lot # DU-K06FA12

## 5.12.4 Results

Three runs over the full temperature range were performed on each of the two package types. Table 20 shows the individual and averaged strain gauge values, individual and averaged thermocouple values, and average CTEs for a single test run on the 196 lead package. Table 21 shows the same information for a similar run on the 308 lead package and Table 22 shows information for a run on the 308 lead package lid.

Table 20. 196 Lead Package CTE Data

STRAIN GAUGE #1 µE	STRAIN GAUGE #2 µE	STRAIN GAUGE #3 µE	STRAIN GAUGE #4 µE	AVERAGE STRAIN µE	TC TEMP #1 °C	TC TEMP #2 °C	AVERAGE TEMP	AVERAGE CTE in/in °C
-0.9	-0.6	-0.2	-0.5	-0.55	22.6	22.7	22.65	
-495.3	-470.3	-513.0	-479.5	-489.68	-60.2	-60.0	-60.10	5.91
-437.1	-416.4	-454.6	-427.0	-433.78	-50.6	-50.5	-50.55	5.85
-376.9	-360.4	-393.3	-371.6	-375.55	-40.7	-40.5	-40.60	5.85
-256.8	-246.1	-268.4	-258.0	-257.33	-20.6	-20.5	-20.55	5.89
-138.9	-133.5	-146.5	-143.6	-140.63	-0.7	-0.6	-0.65	5.86
-23.1	-22.0	-25.2	-25.3	-23.90	19.1	19.2	19.15	6.30
91.4	91.3	95.3	96.9	93.73	38.9	39.1	39.00	5.92
208.8	210.0	219.7	222.6	215.28	59.1	59.2	59.15	6.03
328.5	330.0	340.1	345.2	335.95	78.7	78.9	78.80	6.14
444.6	446.7	459.2	466.9	454.35	97.9	98.1	98.00	6.16
563.9	567.4	582.4	592.2	576.48	117.6	117.7	117.65	6.21
623.1	626.8	642.6	654.7	636.80	127.4	127.5	127.45	6.15
683.6	686.1	702.0	717.0	697.18	137.0	137.1	137.05	6.29
2.9	2.2	0.9	2.8	2.20	22.9	23.1	23.00	6.09


Table 21. 308 Lead Package CTE Data

STRAIN GAUGE #1	STRAIN GAUGE #2	STRAIN GAUGE #3	STRAIN GAUGE #4	AVERAGE STRAIN	TC TEMP #1	TC TEMP #2	AVERAGE TEMP	AVERAGE CTE in/in
$\mu \mathrm{E}$	$\mu { m E}$	$\mu \mathrm{E}$	$\mu \mathrm{E}$	$\mu { m E}$	°C	οС	оС	°C
-0.4	-0.1	-0.4	-0.1	-0.25	22.5	22.6	22.55	
-437.5	-547.6	-485.0	-435.0	-476.27	-60.3	-60.2	-60.25	5.75
-390.6	-485.7	-430.9	-381.4	-422.15	-50.7	-50.6	-50.65	5.64
-341.6	-420.6	-372.1	-327.7	-365.50	-40.8	-40.7	-40.75	5.72
-237.0	-286.1	-254.7	-223.6	-250.35	-20.7	-20.6	-20.65	5.73
-130.7	-155.1	-139.1	-121.3	-136.55	-0.8	-0.7	-0.75	5.72
-23.7	-28.5	-20.1	-17.0	-22.32	19.1	19.1	19.10	5.75
90.9	89.9	97.1	94.6	93.12	38.9	39.0	38.95	5.82
207.9	209.3	222.1	211.9	212.80	59.2	59.2	59.20	5.91
319.4	332.3	355.6	330.9	343.55	78.9	78.9	78.90	6.18
432.2	452.7	484.6	447.3	454.20	98.2	98.3	98.25	
550.6	575.4	613.7	568.3	577.00	118.0	118.0		6.18
609.5	636.1	677.3	627.8	637.67	127.8		118.00	6.22
669.0	698.2	742.1	686.9			127.9	127.85	6.16
2.3				699.05	137.5	137.6	137.55	6.33
2.3	2.2	0.4	4.3	2.30	22.8	22.9	22.85	6.07

Table 22. 308 Lead Package Lid CTE Data

STRAIN GAUGE	STRAIN GAUGE	AVERAGE STRAIN	AVERAGE TEMP	AVERAGE CTE
#1	#2			in/in
$\mu$ E	μE	$\mu E$	$\circ_{\mathrm{C}}$	°C
-0.7	-0.2	-0.5	22.5	
	-508.8	-647.2	-60.3	7.8
-785.6				
-696.9	-440.4	-568.7	-50.7	8.2
-600.1	-371.9	-486.0	-40.8	8.3
-399.9	-248.5	-324,2	-20.7	8.1
-207.1	-134.7	-170.9	-0.8	7.7
-34.1	-24.2	-29.2	19.1	7.2
112.0	65.9	89.0	38.9	5.9
247.0	128.2	187.6	59.2	4.9
374.9	187.0	281.0	78.9	4.8
492.2	249.1	370.7	98.2	4.7
608.1	312.8	460.5	118.0	4.5
663.7	338.7	501.2	127.8	4.2
717.4	358.2	537.8	137.5	3 . 8
1.2	-1.5	-0.2	22.8	4.7

The CTE was also plotted against the average temperature over which the measurements were taken. In addition, the recorded strain values were plotted versus the temperature at which they were measured. A representative plot of this information is shown as Figure 97 for the 196 lead package, as Figure 98 for the 308 lead package and as Figure 99 for the 308 lead package lid.







Figure 97. 196 I/O Package Plot.







Figure 98. 308 I/O Package Plot.






Figure 99. 308 I/O Package Lid Plot.

#### 5.13 RANDOM AND HARMONIC VIBRATION OF PACKAGE ASSEMBLED TO BOARD

## 5.13.1 Introduction

The purpose of this testing was to determine the resistance to vibration induced stresses of a package mounted on a board. Three packages of each of the two types were mounted to standard PWBS and tested under random and harmonic vibration to failure.

#### 5.13.2 Test Sequence and Results

In order to perform this test, a baseline PWB was fabricated from G-10 with a top metallization pattern which would serve as a package mounting pad pattern and a daisy chain resistance circuit to monitor solder joint integrity during testing. The organic board was then laminated to a constraining metal plane which is representative of the type of board the package would actually be mounted on in a working system. In its unpopulated state, this board was randomly and harmonically vibrated to determine its characteristic vibration frequency. The natural frequency of the board was found to be  $344~{\rm Hz}$  and the transmissibility was 26.53.

Based on the information found in testing of the unpopulated board, the vibration test was designed to be within the range of expected failure. All testing was done in the z-axis only. Test results are given in Table 23.

TABLE 23. VIBRATION TEST PLAN

	]	PSD		TIME	
Test #	1 .01	G2/Hz	10	hours	
Test #	2 .04	G2/Hz	5	hours	
Test #	3 .20	G2/Hz	1	hour	
Test #	4 .40	G2/Hz		until	failure

All boards were assembled using Raychem's Solder Quik as a means of attaching the package to the board. For boards #1 and #2 of each package type, packages were assembled to the board using a vapor phase reflow method such that the backsides of the packages were soldered down as a thermal joint. For Board #3 of each package type, the package was assembled to the board using hot bar reflow such that the backside of the body of the package was not mechanically attached to the board. After package mounting, the assemblies were conformably coated using Dow Corning DC 1-2577 silicone coating (a photograph of a 308 lead package board is shown as Figure 100). The six boards were then tested as detailed above with results as shown in Table 24.




Figure 100. Random Vibration.

Table 24. Vibration Results

PACKAGE/ BOARD #	.01 G2/Hz (10 hours)	.04 G2/Hz (5 hours)	.20 G2/Hz (1 hour)
196 / #1	Passed	Passed	Joints failed, Package did not come off
196 / #2	Passed	Passed	Joints failed, Package did not come off
196 / #3	Passed	One joint failed, others OK	Package came off in 30 minutes
308 / #1	Passed	Joints failed	Package came off in 15 minutes
308 / #2	Passed	Package came off in 4 hours	
308 / #3	Passed	Package came off in 4 hours	

In the case of the 196 lead package, all boards passed Test #1 without any significant increase in resistance. Test #2 was also survived by all boards with the exception of one solder joint on Board #3. During Test #3, the package on Board #3 came off the board. This is the package which had been mechanically attached only at the lead frame, i.e. the package backside had not been soldered to the board. In this case the failure was due not to the solder joints but to the breakage of leads at the lead/package interface. Packages on the other two test boards remained in place, however there were many open joints and testing was terminated.

Results were similar for the 308 lead package assemblies, but somewhat accelerated due to the larger package size. All boards passed Test #1 but both Boards #2 and #3 lost their packages four hours into Test #2. Board #3 was the one which was assembled without the backside of the package being soldered to the board. Some joints failed on Board #1 during Test #2 but the package did not delaminate from the board until fifteen minutes into Test #3. As with the 196 lead package boards, failures occurred only due to breakage of leads, not to failure of solder joints.

#### 5.14 TEMPERATURE CYCLING OF PACKAGE ASSEMBLED TO BOARD

## 5.14.1 Introduction

The purpose of this effort was to determine the long term reliability of the package/board mount while subjected to temperature and CTE mismatch induced stresses over the MIL temperature range, i.e.  $-55^{\circ}$  C to  $125^{\circ}$  C.

## 5.14.2 <u>Test Sequence and Results</u>

This testing was performed on boards of the type used in the vibration testing described in Section 5.13. Two packages of each type were tested one which was mounted using a vapor phase reflow such that the package backside was attached to the board, the other using a hot bar reflow in which the backside of the package was not soldered to the board. The package/board assemblies were cycled from -55 to 125° C for 1000 cycles.

Although the hot bar reflowed package assembly still tested "good" at the low temperature after 1000 cycles, both of the 308 lead package assemblies failed earlier at ambient and hot conditions at 750 cycles. The vapor phase reflowed assembly failed at the low temperature at 900 cycles. There were no failures experienced on the two 196 lead package assemblies.

### 5.15 PACKAGE HERMETICITY THROUGH TEMPERATURE CYCLING

## 5.15.1 <u>Introduction</u>

The purpose of this test is to determine the effectiveness of the seal of a device package throughout exposure to the MIL temperature range. Like the testing detailed in Section 5.7 of this report, this test is conducted on an unlidded package by placing the package, cavity down, over the evacuation port of a leak detector. A sound seal is created between the package and the leak

detector through the use of a lubricated gasket. The external portion of the package is flooded with Helium gas at a pressure of 30 psig and presence of Helium is sensed inside the package by the leak detector. In this case, the failure criteria was a measured leak rate in excess of 5 x  $10^{-8}$  atm cc/sec He.

#### 5.15.2 Results

Five sample 196 lead packages and eight sample 308 lead packages were tested for hermeticity after exposure to temperature cycling from -55 $^{\rm o}$  C to 125 $^{\rm o}$  C. Results of this testing are shown in Table 25.

Table 25. Hermeticity After Temperature Cycling

NUMBER OF CYCLES	196 LEAD PACKAGE # FAILURES / # SAMPLES	308 LEAD PACKAGE # FAILURES / # SAMPLES
0	5	8
10	1 / 6	2 / 8
50	1 / 5	1 / 6
100	0 / 4	1 / 5
TOTAL	2 / 6	4 / 8

#### SECTION VI

## INTERAMICS PACKAGE FABRICATION YIELD ENHANCEMENT

#### 6.0 INTRODUCTION

The purpose of this segment of the program was to address some of the problems encountered by Interamics during the fabrication of the packages for Phase I of the VHSIC Multichip Packaging program. Six major areas of concern were identified as significant contributors to yield losses and quality problems. These were (a) foreign particles on wirebond pads, (b) lamination techniques and tools, (c) optimization of firing rate, (d) seal ring tooling, (e) shrinkage control and (f) conversion to production tooling. A discussion of these six tasks follows as subsections 6.1 through 6.6 and includes a detailed statement of each problem, actions taken, results and conclusions.

## 6.1 FOREIGN PARTICLES (CERAMIC) ON WIREBOND PADS

## 6.1.1 Statement of Problem

Foreign particles can damage the product through two different mechanisms. Those particles which are present during lamination become embedded into whatever surface upon which they are resting. This is not usually noticeable on the ceramic surfaces, but it is evident on metallized surfaces and can irreparably damage the metallization, particularly on wire bond fingers. If the particle "burns out" during firing (i.e. it is not a ceramic particle), then a dent or hole is left behind. If the particle is composed of ceramic and therefore will not burn out, the firing will bond the ceramic to the metallization. Since ceramic is nonconductive, subsequent plating operations will not cover the particle. The result is a plating void.

Particles which fall onto metallized surfaces after lamination, but before firing, will damage the product only if a nonconductive residue remains after firing. Generally, the particle is composed of ceramic and also will leave plating voids.

#### 6.1.2 Background

During Phase I, approximately 20 percent of the product was rejected for problems which were directly attributable to surface contamination by ceramic particles (alumina) in critical areas of the package. Particles such as this can cause voids in the final gold plating as well as raised bumps on metallized surfaces which interfere with the wire bonding process. In order to increase yields, it is necessary to isolate the source of these ceramic particles and to take corrective measures to reduce the number of reject parts. Current co-fire technology processes are highly susceptible to the generation of debris, most notably during the card cutting (blanking), via punching, cavity punching and lamination operations. While it is improbable that this problem can be completely eliminated, significant improvement in yields should be possible by making modifications to the processes involved. Interamics proposed to make two assembly starts of fifty dummy packages each, with only the wirebond layer printed and with none of the metal package components brazed on. These dummy packages would be processed through gold plating using improved cutting,

punching and lamination techniques. Data relevant to ceramic particle contamination would be gathered, recorded and evaluated by Interamics and documented and reported to TI.

## 6.1.3 Experimental Design

The experiments were designed primarily to identify the steps at which particulate contaminants were introduced, and secondarily, to evaluate the success of standard cleaning techniques.

Two groups of parts were processed, a control group and a test group. The test group was processed with a thorough cleaning before the particles were counted. The standard method for cleaning parts before firing is to carefully brush the part with a soft brush. The number of strokes of the brush is not a controlled variable, but the technique used is consistent. Parts in the control group were not brushed.

Both groups of parts were examined at five test gates. The number of particles present on the wire bond shelf area, which were greater than .002 inches across, were recorded at each gate. The first inspection was done immediately after circuit screening. The second inspection was performed after cavity punching. The third inspection was completed after lamination, and the fourth after the scoring operation. The fifth and final count was made after firing. A thin layer of electrolytic gold plating was applied to the parts before the final count to facilitate recognition of voids.

#### 6.1.4 Results

The average number of particles per part, at each of the gates, is plotted in Figure 101. The first bar in each group of two indicates the average number of particles counted without any brushing. The second bar indicates the average number counted on the parts which had been brushed.

The clear trend toward increasing numbers of particles in later processing steps indicates that each step adds more particulate contamination. The slight decrease between the post lamination inspection and the post scoring inspection for the unbrushed parts is not significant and is within the experimental error.

Finally, the large differences between the brushed and unbrushed conditions indicates the success which can be achieved by thorough brushing. The number of particles which remain after brushing may represent the practical limits of our present cleaning techniques.

## 6.1.5 <u>Conclusions</u>

It is obvious from Figure 101 that brushing thoroughly after each step can drastically reduce the particulate surface contaminants which are larger than .002 inches. However, other conclusions drawn from this data may also prove insightful. The dramatic decrease in the number of particles present after firing may understate the damage which nonceramic particles can invoke. This final count did not include dents or impressions left by burned-out particles; it only includes actual particles which remain on the wire bond fingers. The fact that the number of unbrushed particles decreased by a factor of three

during firing, while the number of brushed particles decreased only by a factor of two, may indicate that brushing is slightly more effective at removing nonceramic particles than ceramic ones.

The largest increase in the number of particles per part appears to be from lamination. It is speculated that this increase is caused by the ceramic forming around the inserts during lamination and the subsequent removal of the inserts breaking off small pieces of ceramic. This possibility was considered during the work on lamination techniques and tools.

Figure 102 shows a photograph demonstrating the presence of particulate contamination and its effects. Figure 103 shows the reduction in particulate contamination which can be achieved by brushing.




Figure 101. Brushed Sample.



Figure 102. <u>Void from Contaminant.</u>




Figure 103. Particle Reduction from Brushing.

## 6.2 LAMINATION TECHNIQUES AND TOOLS

#### 6.2.1 <u>Statement of Problem</u>

There were several problems associated with the lamination step of these products which were attributed directly to the lamination inserts used previously. Specifically, a slight gap between ceramic layers five and six was an indirect source of yield loss. This gap was not sufficient to be rejected as delamination, but it was large enough to trap plating solutions and lead to electrical shorting between adjacent wire bond fingers.

Another problem, a ridge or raised area which occurred in the capacitor cavities, was attributed to accumulated tolerances in the location of the capacitor cavity inserts. These inserts are very small and therefore difficult to handle. Occasionally, ridges were severe enough to warrant rejection of the parts and were unsightly. Most importantly, considerable time and effort were required by lamination operators to check the position of each small insert in an attempt to minimize this condition.

All inserts, even the newest and best designed ones, leave an impression where they are pressed into the ceramic. On these products, this impression was most noticeable on the wire bond fingers. While the flaw was not considered critical, it was cosmetically undesirable and could potentially interfere with wire bonding. Some parts have been lost because the impression was deep enough to cut through the metallization of the wire bond fingers, thus causing electrically open wire bond fingers.

## 6.2.2 Background

It was determined during Phase I that an increase in yields, production, lamination rates, and thereby, costs, could be achieved by the elimination of a possible delamination condition under the capacitor cavities. In order to accomplish this goal, a retooling of higher precision lamination inserts would be necessary. In this same area, various lamination techniques could be studied, evaluated and compared to determine the optimal lamination method. The baseline lamination rate established during Phase I of the contract was approximately three assemblies per hour.

Interamics proposed to start two lots of fifteen assemblies each to evaluate the effects of the proposed lamination process modifications. These dummy packages would be processed through firing with results documented and reported only to TI.

## 6.2.3 Experimental Plan

Three types of remedies were attempted for the problems identified above. The first, most direct approach was to modify or replace the tooling to eliminate the problems. New tooling was obtained, tested and evaluated.

The second approach was to design process steps which could fix the most undesirable condition. To this end, a dielectric screen was designed. Dielectric can be selectively screened onto the wire bond fingers under ceramic layer six. This thin insulating layer was intended to have two effects. First,

the dielectric would fill any gap which might occur, thus eliminating the possibility of trapping plating solutions. Second, the dielectric layer would insulate the wire bond fingers from any plated metal (gold), which might become trapped if a gap still existed. This method was also tested.

The third approach was to completely redesign the lamination process. The lamination technique which was originally used was based on the Interamics standard lamination process. The redesigned process, known as "tack lamination", does not use any inserts. It has been used successfully on a few special products. This process is not widely used at Interamics, because it is not the standard and because it requires additional processing steps, (i.e. each assembly is laminated as a series of subassemblies which are then "tacked" together).

## 6.2.4 Results

The first approach, redesigned lamination inserts, resulted in a qualitative improvement in the product as shown in Figure 104. In particular, the new capacitor cavity inserts reduced the tendency of these small inserts to shift during lamination, thus reducing the ridges in the capacitor cavities. The gap between ceramic layers five and six also may be reduced somewhat. The depression in the wire bond fingers caused by the insert which supports the wire bond shelf also may have improved slightly.




Figure 104. Capacitor Cavity.

The screened-on dielectric appeared to be effective at filling any gaps between ceramic layers five and six. More importantly, screened-on dielectric eliminates the "gold bridging" between wire bond fingers which causes shorts.

The only drawback to the use of the dielectric is that it is slightly visible at the outside edge of the wire bond fingers as shown in Figure 105. A careful examination of these parts will reveal that the dielectric screen was not perfectly aligned to the cavity when these parts were fabricated. In other words, the width of the dielectric line is not exactly the same on all four sides of the cavity. A solution for this minor cosmetic distraction has already been devised but was not used in this study.

The completely redesigned lamination process, "tack lamination", has completely eliminated problems associated with the impressions left by lamination inserts as is evidenced in Figure 106. In addition, tack lamination seems to reduce the upward bowing of the ceramic in the capacitor cavity which can lead to voids between the ceramic and the heat sink after brazing. Furthermore, tack lamination reduces the visible symptoms caused by frequently seen misalignment of ceramic layers at the cavity wall.

The most disturbing aspect of the electrical shorts caused by plating solutions trapped in the gap between ceramic layers five and six was the difficulty in detecting it. Frequently, the gap was so slight it was not readily visible even at high magnification. The plating solutions do not become trapped until final plating (i.e. after testing for shorts), and are therefore not detectable by technical means. The net result is that a very careful final inspection is necessary under high magnification. This source of yield loss, along with the labor required to detect it, appears to be eliminated completely by screening on a thin line of dielectric. In spite of the added step this technique requires, it seems to be an extremely good method for preventing the "gold bridging" between wire bond fingers which causes electrical shorts difficult to detect.

Tack lamination appears to be a feasible process for these designs. It virtually eliminates most or all of the problems discussed above. The only drawback to tack lamination is that it increases the number of steps required for lamination, but it also eliminates the need for some other process steps. In balance, the total number of hours required to process a part through lamination remains roughly the same. However, the quality of the product is improved, and some improvement in yields is quite likely to be obtained. It is anticipated that any of these packages which are built in the future will employ both tack lamination and screened on dielectric. Figure 107 demonstrates this combined process.

Specific estimates of the percentage yield improvement resulting from this process improvement are not very significant because the tack lamination test sample size was comparatively small. However, among the test samples, no delaminations, no lamination insert imprints, and much less misalignment could be detected. In contrast, while there were no critical flaws in the group of parts made with inserts, varying degrees of the problems mentioned above could be detected easily.




Figure 105. <u>Dielectric Exposure.</u>




Figure 106. <u>Tack Lamination</u>.




Figure 107. <u>Tack Lamination/Screened Dielectric.</u>

## 6.3 OPTIMIZATION OF FIRING RATE

## 6.3.1 Statement of Problem

One of the factors affecting the cost of manufacturing these or any other ceramic parts is the amount of furnace space required to fire them. During the initial building of these designs, the unfired parts either were not trimmed or were only trimmed slightly before firing. Thus, they took up the maximum possible furnace space, which minimized throughput and maximized unit cost for the firing operation. This cautious approach was adopted because it was believed that unacceptable amounts of distortion would occur during firing if the thin ceramic frame of these designs was not adequately supported by the additional ceramic around the outside of the part. The intent of the firing rate optimization study was to determine an optimum size for the outside of the ceramic during firing. It was anticipated that the bowing of the cavities (the tendency of the square cavity to become round), would increase with decreasing firing dimensions. The 308 I/O design was selected for this study, because the bowing problem is most severe in this package.

## 6.3.2 Background

Due to the "picture frame" style construction of the ceramic portion of the package, it was necessary for excess ceramic material outside the package perimeter to remain in place during processing to minimize distortion while firing. This action resulted in inefficient furnace loading since relatively

few of these large parts could be accommodated in a furnace during a single firing cycle. In order to lower package cost, a trade off study was proposed which would determine the optimum processing card size. This would result ultimately in a minimized part distortion while maximizing furnace loading.

One lot of fifty dummy assemblies was proposed for this effort. These parts would contain a few metallized layers to maintain realistic shrinkage characteristics. They would be cut to a range of different outside dimensions and fired. Distortion then could be measured and recorded after firing and evaluated as a function of the outside dimensions yielding an optimum card size. Results would be documented and reported to TI.

#### 6.3.3 Experimental Plan

A large group of dummy packages was divided into four groups before firing. Each group was scored (i.e. cut while in the unfired or "green" state), to a different size as follows:

Group 1 - 4.5 inches square (uncut)

Group 2 - 4.0 inches square

Group 3 - 3.5 inches square

Group 2 - 2.9 inches square (minimum possible size)

(Note that these are the green, or unfired, dimensions. Shrinkage of approximately 20 percent occurs during firing). Parts from these groups were mixed and randomly loaded into the batch furnace where they were fired in the standard manner.

After being subjected to a normal firing profile, the bowing of each side of each part was evaluated by measuring the distance between the edge of the cavity at the middle of the side and the (imaginary) line between the two adjacent corners. That is, the maximum curvature of each side of the cavity was measured. This measurement was plotted against the scored dimension of the sample.

#### 6.3.4 Results

Based on past experience, the anticipated amount of bowing was to be an inverse function of the scored size. However, the data does not support this expectation.

The first bar in each group of three in Figure 108 shows the average measured bowing as a function of size. There is no clear correlation. In fact, there is very little difference in the average amount of bowing which occurred.

The second bar in each group shows the range around the average measured bowing also as a function of scored size. This is quite clearly an inverse function of size. That is, the larger the scored size, the less variation there is in bowing.

The third bar in each group shows the standard deviation also decreasing with increasing scored size. This last data is primarily a consequence of the range decreasing with increasing size.






Figure 108. Firing Rate.

## 6.3.5 Conclusions

At first glance, it appears that the bowing is not a function of scored size and therefore is a waste of furnace capacity to allow any extra ceramic around the outside of the parts during firing. This first impression is directly contrary to what was anticipated.

Upon closer examination, it is apparent that the amount of bowing is much more consistent and predictable when the scored size is larger. Assuming a standard (Gaussian) distribution, the data indicate a three sigma value of between .0085 inches and .0090 inches. That is, 99 percent of the sides of unscored parts should have less than 8.5 mils of bowing. Scoring even one quarter inch off of each side of a 4.5 inch square laminated assembly increases the three sigma value to around .011.

The primary impact of excessive bowing becomes apparent after brazing on lead frames. Leads which overhang the inside edge of the braze pads are the most common manifestation. Bowing also reduces the maximum shrinkage tolerance allowable for brazing purposes. Product yield losses due to incorrect shrinkage are the largest single source of loss on the 308 I/O design. Based on these findings, in the future Interamics will score very little, if any, ceramic off of the laminated substrates before firing. This choice is the one which was expected, but for completely different reasons.

## 6.4 SEAL RING TOOLING UPGRADE

### 6.4.1 Statement of Problem

The seal rings originally used for these products, were chemically etched. This process has the advantages of short lead time on initial orders and low initial tooling costs. The primary drawback of chemical etching is that it always causes some "undercutting" of the seal rings. The degree of undercutting is proportional to the thickness of the part being etched. Therefore, in order to remain within the specifications for the packages, .020 thick chemically etched seal rings had to be brazed together in a stack to achieve the required .040 seal ring height.

Handling of the .020 thick seal rings was difficult. They tended to bow, warp and bend if not treated with care. The additional brazing step required to join them together, added labor and material costs and increased the opportunity for damage. In addition, chemically etched seal rings sometimes had slight burrs which, though not severe, contributed to alignment and tooling difficulties.

## 6.4.2 Background

During Phase I, the seal ring of each of the two package designs was constructed using two .020 thick seal rings stacked and brazed together. This two layer construction allowed the use of chemically etched seal rings which are readily available and have a short lead time; however, the thickness of this type of seal ring is limited to .020 if undercutting tolerances are to be maintained. These thin seal rings then had to be stacked and brazed together to achieve the required overall height. An additional lapping step was required on occasion to ensure that the package thickness tolerance was met. To reduce labor, yield loss, assembly tooling and possible material costs, the seal ring ultimately should be fabricated as a single piece which can be brazed directly to the package body.

Interamics proposed to tool up the seal ring vendor so they could mechanically punch the .040 thick seal ring rather than chemically etch two thin rings.

#### 6.4.3 Action

The tooling for fabricating stamped, .040 high, seal rings from a single piece of Kovar has been completed. The first samples received by Interamics did not consistently meet the specified flatness, especially on the 308 I/O design. The vendor identified the processing step which needed modification and has taken corrective action.

## 6.4.4 Results

The new .040 thick seal ring can be handled more easily than the chemically etched parts. There is much less risk of bending or bowing of the seal rings. The stamped seal rings which were inspected had no apparent burrs either.

The unit cost for the stamped seal rings, when ordered in small quantities, is not significantly lower than the unit cost of the equivalent etched parts. However, the quality is better and the amount of handling is reduced. Yield losses due to seal ring bowing should be reduced with the use of these rings.

### 6.5 SHRINKAGE CONTROL

## 6.5.1 Statement of Problem

The largest source of yield loss for the larger 308 I/O design is from lack of shrinkage control. The specifications for the ceramic portion of both package designs allow for 0.8 percent shrinkage tolerance. This tolerance is a standard design parameter for Interamics and results in acceptable yields. Unfortunately, in order to braze the lead frames onto these packages, much tighter tolerances must be held. Specifically, 0.3 percent shrinkage tolerance for the 308 I/O package and about 0.5 percent for the 196 I/O package are needed.

Chemical etching of the top layer pattern is one way in which the location of the braze pads can be assured. When this process is used, the shrinkage variability is less important. Theoretically, using chemical etching and 308 I/O substrates with shrinkage variations of up to 0.6 percent would still make good packages. Cumulative tolerating errors in the steps required for chemical etching may reduce acceptable shrinkage variation.

## 6.5.2 Background

The process which Interamics used in Phase I to produce the packages required that shrinkage be controlled to +/- 3 percent of the total shrinkage. If shrinkage is normally 17 percent, then on any given lot it must be no greater than 20 percent and no less than 14 percent in order to maintain dimensional tolerances. Based on calculations involving the current geometry and location of vias, Interamics determined that it would be possible to loosen the shrinkage tolerance to +/- 5% if a chemical etch technique could be used to create the top layer metal pattern. In addition to the direct increase in yields attributable to fewer size-related rejects, Interamics proposed that this method would have secondary beneficial effects on yields in the brazing operation. It would also possibly decrease handling time in brazing.

Interamics proposed to use an outside vendor for etching. This concept could be proven using dummy packages requiring only one layer to be via punched. Results of the study would be documented and reported to TI.

## 6.5.3 Experimental Plan

One test lot of dummies of each design were prepared with solid metallization on the top layer. A computer program was developed which, when used in conjunction with Interamics scribing saw, enables a partial compensation for uneven shrinkage within each part. Each design was sawed to a specified size with respect to center-line targets. This special sawing operation was required because two outside edges of the parts are used for locating during the imaging step of the chemical etch process.

The chemically etched parts would be examined for vias which are not covered by braze pads, measured, and evaluated for overall quality. The amount of shrinkage tolerance which is acceptable when the chemical etching process is used will be evaluated based on the results of these inspections.

## 6.5.4 Results

The chemical etching of the test lots has not yet been completed. Some technical issues were pending resolution with the vendor delaying tooling completion. It is believed that those issues have been resolved and delivery of the test lots should occur in the second quarter of 1988. After the parts are received by Interamics, evaluation will begin and an addendum to this report will be provided.

## 6.5.5 Conclusions

Chemical etching may provide a means to decrease the yield losses due to shrinkage variation, especially on the 308 I/O design. The potential yield increase which may be obtained by chemical etching has not yet been demonstrated for these designs. The primary concern is the cumulative effect of location errors in aligning, sawing, fixturing and imaging the parts before etching. Ultimately, the actual yields of this process must be weighed against the additional costs in order to determine cost effectiveness.

#### 6.6 CONVERSION TO PRODUCTION TOOLING

## 6.6.1 Statement of Problem

Production tooling allows all of the holes needed in a piece of ceramic tape to be punched in one quick, highly repeatable operation. In addition to the reduction of labor, there are important secondary benefits. Interamics has a large number of machines (pneumatic presses) which can handle standard production tooling and a large number of operators trained in their use. Therefore, this step of the production process can be scheduled much more easily and completed quickly. Perhaps most importantly, using these tools leads to a more uniform product. Via locations are more repeatable and electrical yield losses are likely to be smaller.

## 6.6.2 Background

The packages built by Interamics during Phase I of the VHSIC Multichip Packaging contract were built using prototype or "soft" tooling. Although it provides a shorter overall lead time on a first time order, the use of automated numerically controlled via punching equipment is labor intensive and creates a production bottleneck even for small orders.

Interamics proposed to build "one-up" hard tooling for each of seven layers on each of the two package designs. This was predicted to facilitate more rapid deliveries, lower labor costs, and increased yields.

## 6.6.3 Action

Interamics has fabricated a complete set of production tools for each of the two designs. The tools have been inspected and tested. Samples of punched cards were previously provided to the program.

## 6.6.4 Results

The most dramatic labor saving change made under the yield enhancement segment of the LABCOM Multichip Packaging program has been the conversion from "soft" prototype tooling to production tooling. The long term effects on yield is difficult to predict. The most direct benefits are the reduction in labor, increased capacity and ease of scheduling.

#### SECTION VII

## ELECTROMAGNETIC PULSE PROTECTION OF VHSIC DEVICES

#### 7.0 INTRODUCTION

Electromagnetic pulse protection of VHSIC devices is a continuing packaging concern. This paper discusses EMP protection in general as it relates to high density microelectronics packaging of high speed devices. The paper in its entirety follows as section 7.1.

## 7.1 ELECTROMAGNETIC PULSE PROTECTION OF VLSI/VHSIC CHIPS

## 7.1.1 <u>Introduction to EMP Effects</u>

Electromagnetic pulse (EMP) protection of VLSI devices is required for continued operation in adverse operating environment(s). Packaging of devices to ensure operation after exposure to an EMP is complicated by the multiple effects of an EMP on various aspects of device and system performance.

This paper will discuss the impact of EMP and EMP countermeasures on VLSI packaging from the viewpoint of reducing the disruption that EMP can cause in system operation. It will not address device radiation hardening or impact of EMP on semiconductor device performance. These issues are relevant to the overall system survivability in an EMP environment and need to be considered in any overall system solution to EMP protection.

EMP will affect system performance in several different areas. Protection mechanisms that can be incorporated in packaging to minimize the impact of EMP will typically address only one aspect of the EMP disturbance, therefore a "layered" protection scheme must be used to minimize the overall impact of EMP. A partial listing of the means by which EMP can impact system performance follows.

- 1. All effects are associated with induced currents and voltages that exceed design expectations or device limitations. The EMP effect is seen as an induced voltage or current on conductive materials within the electronic assemblies, and in particular, within the interconnect structures.
- 2. The location (insertion point) of the induced voltages and currents indicate the type of problem that will result. For example, on device-to-device interconnect, voltage spikes may falsely trigger digital inputs. On power supply lines, excessive power may be applied to devices. On ground and power planes within the interconnect structure, induced effects may result in abnormal circuit operation.
- 3. In addition to electronic disruption, physical damage is also possible. EMP induced voltages can result in a corona discharge which ruptures interconnect dielectric materials, causing either short or open circuit conditions. Excessive current pulses can exceed the current carrying capacity of conductors and cause material meltdown resulting in open and short circuit conditions.

#### 7.1.2 Worst Case EMP Scenario

The magnitude of EMP surges on a specific device is proportional to the length of the conduction path (interconnect) and the orientation of conductor(s) to the radiated EMP field. For a typical scenario, a 50 Megaton high altitude (100km) blast, the induced EMP field at ground level is estimated at 50,000 volts/meter [1]. This induced EMP can be modeled as a step impulse with  $10\,$  ns duration.

For a SMT PWA, we will consider the case of a typical worst case length interconnection of 10 inches, with a conductive interconnect 8 mils wide parallel to the EMP source and an inductance (L) of 200 nH/meter.

Using a first order approximation of:

$$I = 2 \& \& C/L \ dV \ dT$$
 where C is interconnect area constant (10 in x 8 mils = .038 = C)

for the instantaneous current surge averaged over a nominal 10 ns duration interval of an EMP, the induced current on the interconnect due to the EMP would be:

The current can be modeled as a modified Gaussian pulse with a -3 dB point occurring 5 ns after the current peak magnitude. The overall energy associated with this transient current is:

$$W = 2 \times I^2 \times L/C = 0.0303$$
 joules

## 7.1.3 Options in Management of Package Level EMP Suppression

Three methods for managing effects of EMP within the domain of package and PWA level packaging will be discussed. They are the following:

- 1. Electronic device protection using commonly employed circuit design techniques, such as insertion of voltage and current limiting components/designs and available components to minimize the impact of EMP on a packaged device by attenuating the EMP at the package I/O.
- 2. Assembly level shielding and PWA level EMP reduction techniques in the design process of the PWA to control and limit the buildup of EMP induced charge on the overall PWA.
- 3. PWA optical interconnect approaches that provide a high level of EMP immunity due to lack of electromagnetic interaction with the EMP energies. Optical, as opposed to conductive, interconnect has several advantages for use with electronic assemblies, but the technology with regard to intraboard interconnects and packaging is still immature and unproven.

These three methods for dealing with EMP protection of electronics are not mutually exclusive; to reduce the overall impact of EMP a combined approach may be optimal. In "layering" different types of EMP countermeasures the overall immunity of the system can be improved and degradation due to EMP artifacts is minimized. Each of the proposed methods for management of EMP effects are discussed in detail in the following sections.

## 7.1.4 Electronic Protection Measures for Attenuation of EMP at Package I/O

Conventional, proven approaches to package and device level noise reduction may be utilized to minimize the impact of EMP on device and system performance. These EMP suppression techniques include:

The inclusion of power suppression and filtering components either added or integrated into package I/O barrier(s) of all devices. These types of components may include:

- 1. Zener diodes or other voltage sensitive (ie. spark gap, surge arrestors) components used to protect solid state devices from excessive voltages from an EMP. Due to the fast turn-on needed to catch the EMP surge (<5 ns), low capacitance Zener diode techniques are needed to be able to respond properly.
- 2. Low pass filtering components may be used to attenuate the high frequency components of an EMP. Filter configurations such as L and Pi section filters with series inductance and shunt capacitance can either be inserted into the package I/O or built into the signal pad or pin.

Power pins, due to the large areas associated with power planes and power supply interconnects are especially susceptible to noise and power surge generation of an EMP pulse. The types of voltage suppression and filtering described above are critical for package power pins in order to prevent current surges and over voltages that may damage the device.

Use of opto-couplers at package I/O provides a high degree of isolation between the interconnect and device inputs. Since an opto-coupler uses a light emitting transmitting / light sensitive receiver pair to provide data interface, high voltage and other electromagnetic artifacts are isolated from the device, providing a high degree of EMP protection. There are device related problems related to use of opto-couplers at VLSI speeds and with EMP power densities such as:

- 1. Opto-coupler switching speeds must be ≥100 MHz to prevent degradation of VLSI/VHSIC signal integrity/fidelity. These bandwidths may permit EMP generated noise and artifacts to be passed into the device and will isolate the power components of the EMP.
- 2. The opto-coupler must have EMP pulse power dissipation features to ensure that the opto device itself does not burn out due to the EMP surge.

3. Opto-couplers are essentially one way devices; VLSI I/O is often bidirectional. Bi-directional isolation and coupling must be supported for use with traditional bus systems. Development of device and circuit technology and manufacture should be oriented toward optimal insertion of opto-couplers in high density, complex designs.

Large area low impedance grounding is needed to minimize inductively generated EMP currents and noise buildup and insure that adequate discharge paths exist within the package for the EMP. High power dissipation and high speed grounding techniques such as the grounded thermal via approach TI Patent Pending [3] as used on VHSIC-1 LCC packages may be appropriate. Anti-static materials to prevent voltage buildup within packages also are required to provide protection from EMP artifacts.

## 7.1.5 PWA Level and EMP Control

Damage to electronic devices from EMP artifacts are typically due to large charge buildups on a PWA area perpendicular to the source of the EMP surge. Minimalization of this charge buildup can reduce damage and malfunctions to electronic systems in an EMP environment. Methods for minimizing EMP charge buildup in systems can include:

- Application of conductive coatings to the PWA to isolate devices from the EMP sources. Grounded conductive coatings over insulating layers of protective material can provide a means of draining off charge buildups before damaging levels are reached.
- 2. Since the worst case EMP surge is a high altitude blast, orientation of PWAs to minimize the board area exposed to EMP source (i.e. mounting all PWAs vertically as opposed to horizontally) may reduce charge buildup.

## 7.1.6 Geometrical CAD Design for EMP Control

High voltage buildup on PWAs can result in an energy discharge phenomenon occurring at angular discontinuities of a conductor (package or interconnect). If an energy concentration is not discharged into system ground adequately, voltage levels can occur that may ionize an air path into the nearest ground plane. This energy discharge can cause damage, including burning of package or PWA due to the high energy discharge into package or PWA ground planes.

This phenomenon known as "corona effort" may be averted by elimination of angular discontinuities (i.e. square pads, 30, 45, 60, 90° turns) in conductor path(s) in the package and overall PWA interconnect. Package and PWA level drafting and CAD procedures and tools to insure rounded pads and graduated curves in interconnect may prevent corona discharges within the PWA and package environment.

## 7.1.7 Package Level Optical Interconnect for EMP Suppression

Optically based interconnect technologies have inherent advantages over conventional conductor based VLSI interconnects in terms of electromagnetic isolation and resistance to EMP surge artifacts. These advantages include:

- 1. Resistance to electromagnetic coupling of noise
- 2. High rejection ratios to power supply variations
- 3. Inherent high resistance to EMP generated artifacts
- 4. High bandwidth allowing signal multiplexing.

Intraboard optical interconnect technology is relatively immature. Although integrated optical wave guides have been demonstrated in the laboratory as early as 1973, high tolerances and exotic materials required for successful and repeatable procedures have limited application of optical interconnects. Among the major issues that need to be addressed for optical interconnects to be utilized in a PWA environment for EMP suppression are:

- 1. Manufacturable methods of embedding or depositing optical transmission materials onto PWB substrates. Radically different methods from current organic and ceramic substrate technologies may be required to support optical interconnects. Current processes can be assumed to be inadequate in supporting manufacture of optical intra-PWA interconnects.
- 2. Optical IC technology and manufacture development oriented toward the goal of creating inexpensive, low power devices that are compatible with intra-package integration with digital logic. Current approaches to optical IC packaging and integration place a prohibitively high overhead on a system in terms of power and density to be used in more than protection of a few critical signals.
- Optical multiplexing of busses and other design techniques to optimize use of optical interconnects. Optical interconnect hardware typically is expensive and complex due to high tolerances required for low loss interconnects.
- 4. Low cost, low insertion loss optical interfaces and connectors are required to allow optically interconnected devices to be inserted, removed and replaced from substrates. Connectors must be small enough to be compatible with high density PWA design methodologies as well as be able to efficiently couple optical signal information.
- 5. Electro-optical receivers and emitters capable of handling the high throughput and the quantity of signals typical in a high density signal processing PWA while maintaining a low enough power and board area ratio is not to be a major overhead item in the PWA design.

Traditionally optical interconnects have been used in high speed transmission of data over long distances where complexities can be justified. For optical interconnects to be successfully employed in the PWA packaging environment, significant amounts of development are needed to insure that optical interconnection technologies are competitive in meeting performance as well as EMP protection criteria.

## 7.1.8 Recommended EMP Packaging Development Activities

Texas Instruments supports the concept of working to implement and EMP suppression capability into current generation packaging technologies. The following list of development activities are based on the preliminary research for this report and are recommended as initial steps to define and develop the required packaging technologies for inserting a "layered" EMP suppression capability into conventional military PWA assemblies.

- 1. Develop and evaluate integrated filter, Zener, and opto-coupler design approaches for insertion into package I/O for electronic protection.
  - Evaluate both high speed and good transient power performance of Zener and opto-coupler devices
  - Develop suppression circuit design, optimization, insertion and test techniques compatible with high density packaging
- Develop and evaluate current conductive coatings as well as the coating and insulation techniques for both package and PWA EMP protection.
  - Develop conductive coating procedures directly insertable into current military products coating specifications
- 3. Develop CAD post-processing capability to minimize/eliminate angular discontinuities in both package and PWA layout and design.
  - Develop generic algorithms and CAD system specific implementation
- Evaluate and recommend best approach to implementing optical interconnect technologies for intraboard suppression of EMP.
  - Detailed system level analysis of optical interconnect options
  - Evaluate current technology approaches to integration of optical interconnects for military PWAs in preparation for the next phase development of optical interconnect capabilities

These efforts will provide a near term, staggered approach to generating an EMP suppression capability for intra-PWA and package development. A second follow-up effort to the optical interconnect study phase for development of optical interconnect technologies such as connectorless optical package to PWA interconnects, optical receiver/transmitter devices and optical wave guides and light pipes would be a logical and natural extension to this effort. Development efforts of this type would also be highly compatible with other (i.e. high speed) packaging and interconnect technology thrusts, where optical interconnect approaches are expected to be required.

## 7.1.9 Bibliography

- [1] "Protecting Electronic Equipment Against EMP Effects" New Electronics, July 1987.
- [2] "Shielding Electronic Components from Nuclear Effects" Defense Electronics, May 1987.
- "Grounded Thermal Pad for VLSI/VHSIC Packaging" Submitted TI Patent [3]
- Disclosure (N. Stollon / J. Hatcher / L. Derryberry) Docket #TI-11955.

  "Integrated Optics Mirror Microwave Concepts" Microwaves, May 1975
  "The Promise of Integrated Optics" Machine Design, December 1979. [4]

## SECTION VIII

#### LABCOM MULTICHIP PACKAGING TEST REPORT

#### 8.0 INTRODUCTION

According to contractual agreement between Texas Instruments and the U.S. Army LABCOM, testing was done to evaluate and demonstrate the performance of the SRAM, both the package and its interconnect as a whole. This report summarizes the parametric and functional test results of the X4 SRAM LABCOM VHSIC Multichip module.

The report is divided into three sections: Test fixture design/approach, Test results and Conclusion.

#### 8.1 TEST FIXTURE DESIGN/APPROACH

In Phase I, the LABCOM module was tested using the Fairchild Sentry 21 supported by Texas Instruments GEFE (Government Electronics Front End). Due to the limited production line capability of the Sentry, the Pacific Western System COLT III tester was introduced to provide high volume testing of the 8Kx9 SRAM. Since GEFE is no longer supporting the SRAM on the Sentry, fixture changes were required for testing the LABCOM module.

A new custom test fixture, shown in Figure 109, was built to interface with the COLT III. The fixture design concept was evolved around fast clock pulse testing for the SRAM. Controlled characteristic impedance cables were implemented to provide matched impedance with the tester. Also, cables were kept as short as possible to eliminate line inductance and capacitance.

To make electrical connections between the package and the tester, a  $196 \, \text{I/O}$  socket manufactured by 3M/Textool was utilized. First, the X4 SRAM module was mounted in a carrier, then placed inside the socket and oriented upside down so that the bottom of the package faced upward for improved heat convection during testing.

The COLT III test configuration for the X4 SRAM module was very similar to the Sentry 21 test configuration. Figure 110, depicts the schematic of the module. For testing purposes, all addresses (A0-A12), control data lines (CT)-CT\_\_), protection violation (PV\_\_), clock/write enable (CLK/WE\_\_), and data bus lines (DQ0-DQ8) were bussed together externally, but each SRAM has an independent chip select line (CS\_) for selecting purposes.

Figure 111, shows the wiring diagram of the 196 I/O socket interfacing with the COLT III I/O connectors. OR-gates (54AS32) were used as buffers for selecting and deselecting the X4 SRAM. By switching S1, each internal SRAM can be tested independently. By-pass capacitors were also used to decouple high frequency components and noises.




Figure 109. LABCOM X4 SRAM COLT III Interface Test Fixture.

## 8.2 TEST RESULTS

With the existing production test software for the 8Kx9 SRAM, minor modifications were required to accommodate the current consumption of the X4 SRAM module. Difficulty was encountered due to the limited supply current of the tester. In dynamic mode, the module was drawing the maximum output current of the 3.3V power supply (200MA). Due to this difficulty, the module was tested only at its nominal voltages (Vcc=5.0V and Vdd=3.3V).

Appendix G describes the detailed design for the computer software programs identified as Colt III Test Programs for the VHSIC 72K SRAM device.

Appendix H and I show the DC and AC parametric cest results of the X4 SRAM module. Note that each SRAM was tested independently for functionality in both pipelined (synchronous) and non-pipelined (asynchronous) modes. Also the main and auxiliary memories (control RAM) were separately tested. Cycle thing values were measured and compared against the specifications and the results are shown in Table 26 below.




Figure 110. LABCOM VHS1C Multichip X4 SRAM Schematic,




Figure 111. LABO M SIAM of the transfer a Linguistic

Table 26. Main Memory Timing Cycle Measurements

MO	DE/P	ARAMETI	ER	SPECIFICATIONS		MEAS	URED	
	-,-				SRAM #1	SRAM #2	SRAM #3	SRAM #4
1.		-pipeli ad cycl						
	à.	. •		43	47.3	46.3	44.3	43.5
	b.	Tdaa	(ns)		45.5	43.8	917.0	42.5
	с.	Tdz	(ns)	18	24.0	24.8	22.5	22.3
	(Wr	ite cyc	cle)					
	d.	Tds	(ns)	13	19.8	19.3	20.5	19.3
	е.	Twp	(ns)	14	21.3	21.8	92.3	21.3
	f.	Tah	(ns)	0	-17.8	-17.8	35.5	-17.0
2.	Pip	clined						
	(Re	ad cycl	le)					
	а.			40	49.8	44.8	46.5	43.3
	<b>b</b> .	Tasuc	(ns)	7	15.5	15.5	13.8	13.3
	С.	Tdhc	(ns)	4	13.0	13.5	13.0	13.5
	(Wr	ite cyc	cle)					
	d,	Tdsuc	(ns)	13	17.8	17.3	17.8	17.3
	е.	Tdhw	(ns)	0	-4.0	-3.8	-3.8	-3.8
	f.	Twpc	(ns)	22	28.3	29.0	27.0	27.0

NOTES: 1.

- 1. Only main memory test cycle timing is specified above.
- 2. Specification values are typical values listed in Appendix J
- 3. See Appendix J for explanations of above abbreviations.
- 4. Negative timing specifies that held time is not required.
- 5. Discrepancy of SRAM #3 was due to data line failure.
- 6. Each SRAM was tested independently.
- 7. Tests were performed at +25C with Vcc=+5.0V and Vdd 3-3V.

The most significant parameter of the SRAM is the access time which determines how fast the data can be stored and retrieved from the memory. Appendix G shows that the main memory read access times, Tdacs and Tdc, of all four chips varied from 43.5ns to 47.25ns in non-pipelined mode, and from 32.25ns to 24.35ns in pipelined mode respectively. The typical values, per the specification sheet in Appendix J, are 40ns and 43ns for pipelined and non-pipelined modes respectively. (note that the typical values were tested and recorded from the 32 pin LCC package SRAM).

Input and output pac'age currents were measured and are given in Appendix I. Since all four SRAMs ave common address lines, data bus, and control lines, the measured currents are the total gate package currents of the module with four SRAMs in parallel. Chip select (CS\_) current is the input package current of the 54AS32.

Standby and active currents of the module were also observed. Table 27ows the measured and calculated currents of the  $\pm 5V$  and  $\pm 3.3V$  supplies. Notice that the measured values are in the expected range.

Table 27. LABCOM X4 SRAM Module Power Consumption.

	MODE	CALCULATED	MEASURED	TOTAL POWER
1.	Standby a. 3.3V b. 5.0V	4x15mA = 60mA 4x6mA = 24ma	75mA 26mA	3.3Vx75mA = .25mW 5.0Vx26mA = .13mW Total = .38mW
2.	Dynamic a. 3.3V b. 5.0V	3x15 + 1x140 = 185mA 4x6mA = 24mA	195mA 27mA	3.3Vx195mA = .64mW 5.0Vx27mA = <u>.14mW</u> Total = .78mW

- NOTES: 1. Calculated total current is based on the typical vlaues given in Appendix I.

  - 54AS32s current is excluded from this Table.

Although 100 percent functional test was performed, only three of the four SRAMs passed the bit check. Failure occurred when SRAM #3 was tested. Preliminary troubleshooting and analysis showed that D3 of SRAM #3 failed to respond. Therefore, tests were performed with D3 masked out and this masking only affected the non-pipelined and pipelined main memory tests. This means that the control memory of the SRAM #3 is fully functional and passed 100 percent bit check. Also, with this masking only 88 percent of the total 72K main memory of the SRAM #3 was 100 percent checked.

Electrical contact was another difficulty encountered during testing of the module. Because of the high density I/O lead of the package, the carrier must be forced down to the socket pin during testing to make good contact. Due to this problem, temperature testing of the module was omitted.

#### 8.3 TEST CONCLUSION

Additional testing provided Texas Instruments useful electrical information on parameters on the 196~I/O package, interconnect, and the SRAMs as a whole. Although many difficulties occurred during testing, especially when the SRAM #3 data line failed to respond, the overall test results show that the X4 SRAM module has performed well, as expected.

# SECTION IX OVERALL CONCLUSIONS

Overall, the LABCOM VHSIC Multichip Packaging program has demonstrated the high speed and density packaging concept and technology. New fabricating processes and testing were developed and addressed throughout the program. In general, the TAB technology has provided TI with the leading edge of testing I.C.s prior to packaging. Full static and dynamic electrical screening now can be performed prior to mounting the I.C. thus improving the overall yield of the final hybrid module. The TAB strategy also supports full range temperature testing including pre-seal burn-in as required. The pre-seal burn-in can be easily performed to screen out any infant mortality or early lifetime failures. In addition, a high speed and high power interconnect substrate was implemented and fabricated. High I/O pin count testing concepts were also demonstrated. Electrical and thermal modeling and characterization of the package were important issues which have been addressed.

The LABCOM VHSIC Multichip Packaging program has provided Texas Instruments with the opportunity to demonstrate and develop in-house testing and fabricating process which will benefit both Texas Instruments and future customers.

The execution of the LABCOM Multichip Packaging contract has resulted in the execution of the following items:

- A survey of Phase I VHSIC contractors that analyzed the perceived packaging needs of newly developed VHSIC IC's
- The design and development of a 196 lead fine-pitched package suitable for mounting 2-4 interconnected VHSIC IC's
- The design and development of a 308 lead fine-pitched package suitable for mounting 5-9 interconnected VHSIC IC's
- Development of a series of processes and tools required to fabricate the packages and interconnects
- Development of a United States owned and operated facility for manufacturing the 196 and 308 lead packages
- A complete analysis of the 196 lead package electrical characteristics (RF and Power)
- Design, encapsulation, and full functional test of a useful circuit incorporating VHSIC devices
- Implementation of TAB processing on VHSIC SRAM's
- Development of fine-pitch socketing for the 308 package
- The design and development of a 4-chip module consisting of four SRAMs, a thick film substrate, and a 196 I/O package
- Development of a source for a 196 and 308 I/O package and parts are now available from Interamics, Inc., San Diego, Cal.ornia.

### APPENDIX A

# ASSEMBLY WORK ORDERS

<u>Page</u>	Drawing Number	<u>Document</u>
A-2 - A-5	2437701	Assembly Work Order (Wafer Processing)
A-6 - A-8	2437702	Assembly Work Order (TAB Processing)
A-9 - A-11	2437703	Assembly Work Order (Module Processing)

NEXT ASSY	USED ON	1 1			-		/15	10 N	3			-			
1		REV		DES	CRIPTI	ON				DA	TE		AP	PRO	VED
		7													
							:								
			ACCEMBI	V LLAD	u ont	ve n									
			ASSEMBI	.i wor	K UKI.	JEK									
		LAB	COM MUI	TICHI	P PRO	GRA!	M								
			WAFER	PROCE	SSINC	;									
n, TTT	<del>                                      </del>	<del></del>	<del></del>	<b>.</b>		· ·		<del> </del>	<b>T</b>	<u> </u>	<del>- 1</del>				- 1
EV			T-T-						T-				コ		
EV HEET									T-				7		
HEET EV STATUS	REV														
HEET	REV SHEET														
HEET EV STATUS OF SHEETS UNLESS	SHEET	DATE				Te	EXA	SIN	STI	RUM	TEP:	TS			
EV STATUS OF SHEETS  UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE	SHEET	DATE				TE	EXA	S IN	RPOR	ATED	1Et.	TS			
EV STATUS OF SHEETS  OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES	SHEET LN	DATE				TE	EXA	INCOL	STF RPPOR	ATED	IEI.	TS			
HEET  EV STATUS  IF SHEETS  OTHERWISE SPECIFIED  DIMENSIONS ARE IN INCHES  TOLERANCES ANGLES ±1° 3 PLACE DECIMALS ± 010	SHEET LN CHK ENGR	DATE			COM-V	MC i	ASSE	Del Del	RPOR /ms, Te	ATED X <b>8</b> S					
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ANGLES ±1° 3 PLACE DECIMALS ± 010 2 PLACE DECIMALS ± 07 2 PLACE DECIMALS ± 07	SHEET LN CHK ENGR	DATE				MC i	ASSE	Del Del	RPOR /ms, Te	ATED X <b>8</b> S					
EV STATUS OF SHEETS  UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ANGLES ±1" 3 PLACE DECIMALS ± 010 2 PLACE DECIMALS ± 02 2 PLACE DECIMALS ± 02	SHEET  LN  CHK  ENGR			WAF	COM-VER PR	MC A	ASSE	Del Del	WOR	K OR	DER				
UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES ANGLES ±1° 3 PLACE DECIMALS ± 010 2 PLACE DECIMALS ± 07 2 PLACE DECIMALS ± 07	SHEET LN CHK ENGR APVD QA		Size	WAF	COM-VER PR	MC A	ASSE	MBLY	WOR	ATED X <b>8</b> S	DER		· ·		

LABCOM MULTICHIP PROGRAM  WAFER PROCESSING  PART NUMBER : WAFER LOT/WAFER NUMBER PAGE 2 OF 2								NORK OF				
PART NUMBER : WAFER LOT/WAFER NUMBER						LABCOM	MULTI	CHIP PF	KOGRAM			
						WA	FER PI	80CESS1	NG			
					WAF	ER LOT/WAF	ER NU			-	PAGE	2 <b>OF</b> 2
110						/				-		
110												
120 : HDIL : WAFER DICE : SP-118 : :  130 : HDIL : INSPECT DICED BAR : AI-11 : :											~	· OPERATOR
130	1 	10 	: 	HDIL 	;  	WAFER MUL	)NI 			: SP 116	: 	
	1	20	:	HDIL	 }	WAFER DIC	E		<b></b> -	SP-118		: :
	<u>-</u> 1	 	  ¦	HDIL	  :	INSPECT D	ICED	  BAR				1
DRAWING NO			 		 							
DRAWING NO			 ¦		 ;				<del></del> -	 	1	!
DRAWING NO		<b>-</b>	- <b>-</b> -									
DRAWING NO			1		;					:	1	1
DRAWING NO					 -							
DRAWING NO					 !					:		:
DRAWING NO			• <b></b>									
DRAWING NO					- <b></b> -				<b></b> -			
DRAWING NO				- <b></b>	i 				- <b></b>	; 	; 	i 
DRAWING NO	<b>-</b> -											
DRAWING NO			;		:					!	:	1
DRAWING NO					<b></b>							
DRAWING NO												
DRAWING NO		<b></b>	!		:			<b></b>		1	!	1
DRAWING NO												
DRAWING NO			- <b>-</b> -		 :							 !
DRAWING NO					- <b></b> -					' 		, 
DRAWING NO												
	`-··				D	ATE	SIZE	FSCM NO	044	DRAWING NO 2437701		

**A** -4

			Τ	
	LE	ABCOM MULTICHIP P	ROGRAM	
PART NUMBE	ER   WAFER LOT/WAFE	R NO   DIE NO	MODULE NO	
	i 	: 	:	
DATE : OPER	RATION : DESCRIPTION		: ACTION TAKEN	
1	;		1	1
:	<u> </u>		:	<b>\</b>
; }				 
; ;	 		<u> </u>	;
 			;	: :
:	<b>;</b> ;		1	:
;				}
;	<b>!</b>		; ;	1 1 1
	) 			!
:	;		} }	;
	·			!
; ;	;		; ;	:
·   ·   ·	·  		; 	
<b>;</b> ;	;			1
: 	; 			
}			!	} }
	·			
† †				1
	; (		· !	!

1 76493

.1

**A** -5

2437702 DWG NO APPLICATION REVISIONS NEXT ASSY USED ON REV DESCRIPTION DATE APPROVED ASSEMBLY WORK ORDER LABCOM MULTICHIP PROGRAM TAB PROCESSING REV SHEET ₿ REV STATUS REV OF SHEETS SHEET UNLESS OTHERWISE SPECIFIED TEXAS INSTRUMENTS INCORPORATED

Dallas, Texas LABCOM-VMC ASSEMBLY WORK ORDER TAB PROCESSING CONTR SCM NO DRAWING NO 96214 2437702 RLSE SCALE SHEET ] A -6


CWG NO	2437702	\$H 2							
			A	SSEMBLY WORK	ORDER				
			LABC	OM MULTICHIP	PROGR <i>é</i>	¥H			
				TAB PROCESS	iING				
-		·				-			
_	PART NUMB	BER : DI	E NUMBER			<del>-</del>	PAGE 1	OF 1	
-	<b></b>	!							
-		LOCATION	· DESCRIPT	TON		: DOCUMENT	! DATE !	OPERATOR	 •
-								UFERNION	
-	210	: HDIL	INNER LE	AD BONDING		SP-202	·		
-									- <b>-</b>
=-	220	: HDIL	! IL BOND :	INSPECTION		: AI-12	1 1		
-									
	230	: HDIL	: ISOLATION	N 		: SP-	1 1		_
-									
_		; SOUTH BLDG				: DWG	! !		
		•	(SINGLE			: xxxxxxx	1	- 34000	_
-									- <del>-</del>
		1	1			!	1 1		
									- <del>-</del>
	~	1	1			;	1 1		
			!			!	! ;		
		,							
						: 	·		
			!			¦ ·	1 1		
-									
₩ TEN		DWN DA	TE	SIZE FSCM NO		2437702			REV
<b>T</b> IE./	XAS JMENTS	ISSUE DATE		A 962	14	2431102	SHEET 2		

/6491

í

A-7

		TROL	IBLE SHEET		
		Labcom Mul	TICHIP PROGRAM		
		WAFER LOY/WAFER NO !			
	1	1	}		
DATE	: OPERATION	DESCRIPTION		N TAKEN ! OPERA	
	1	1			
	1	] 	;		
				·	
	!	: ! !	; ;	· 	
		 	İ	1	
	! !	; ;	·	·	
	!	!	<u> </u>		
		 		: 	
	:	· !	:	:	
					- <b></b>
	1 :	<b>:</b> :	ŧ	:	
	1		!	·	
	: !	i ! !	; ;	; ;	
	!	; ; ;		!	
		 	 	· · · · · · · · · · · · · · · · · · ·	<b>-</b>
	1	<del> </del> 	!	‡ ‡	
		! !			
	!	; ;	:	<b>!</b>	
	 	; {			
revae	DWN	DATE SIZE	96214 DRAWIN	g no 37702	_
EXAS RUME	NTS ISSUE DAT		<del></del>	SHEET 2	



		ASSEMBL	Y WORK ORDER			
		LABCOM MUL	TICHIP PROGRA	M		
		MODULE/PAC	KAGE PROCESSI	NG		
PART NUM	1BER   M	ODULE NUMBER			PAGE	1 OF
2437686						· ·
MODULE NO	SRAM	1 SRAM 2	SRAM	3	SRAM 4	
	/	/	/		/	· <b>-</b>
					• • • • • • • • •	. –
			2			
		<u> </u>		Ĭ		
		3	4			
		3	4			
ODEENTION			4	I DOCUMENT		
OPERATION	N : LOCATION	: DESCRIPTION	4	: DOCUMENT	T : DATE	: OPER:
	HDIL	: DESCRIPTION : EXCISE			I : DATE	: OPER
		: DESCRIPTION : EXCISE			T : DATE	: OPER
310	: HDIL	: DESCRIPTION : EXCISE			T : DATE	! OPER:
310	: HDIL	: DESCRIPTION : EXCISE			T : DATE	; OPER
310	: HDIL	: DESCRIPTION : EXCISE : DIE MOUNT	DING	SP~204	I DATE	! OPER
310 320 330	: HDIL	: DESCRIPTION : EXCISE : DIE MOUNT : OUTER LEAD BON	DING	SP-204	T : DATE	; OPER
310 320 330	: HDIL : HDIL : HDIL	: DESCRIPTION : EXCISE : DIE MOUNT : OUTER LEAD BON	ID ING	SP-204	DATE	OPER
310 320 330 340	: HDIL : HDIL : HDIL	DESCRIPTION  EXCISE  DIE MOUNT  OUTER LEAD BON  OL BOND INSPEC	ID ING	SP-204	I DATE	! OPER:
310 320 330 340	: HDIL : HDIL : HDIL	DESCRIPTION  EXCISE  DIE MOUNT  OUTER LEAD BON  OL BOND INSPEC  ELECTRICAL TES	DING TION CT MODULE)	SP-204	I DATE	OPER

A- 10

.. 20493

		ASSEMBLY	WORK ORDER			
		MODULE/PACKA	GE PROCESSIN	G		
NUMBE!	₹ ;	MODULE NUMBER		-	PAGE	2 <b>0F</b> 2
 686 	: !			-		
ION :	LOCATION	N : DESCRIPTION		DOCUMENT	DATE	: OPERA
 ¦	PEL	SUBSTRATE MOUNT		~~~~~	:	;
	PEL	: WIRE BONDING	1	SP-11340	·	·
				MIL-STD		·
				883/2001	: :	:
	PEL	: BOND STRENGTH			1	!
	SOUTH BLD	OG   ELECTRICAL TEST	•	2112		
		: (FRE SEAL PACKAG	•		! ! 	! !
:	HDIL	; LID SEAL		SP-208	;	!
						1
-	·	(POST SEAL PACKA	: GE) ;	2 <b>4</b> 37694		:   
	686	686 ;  ION : LOCATION	NUMBER : MODULE NUMBER  686 :  ION : LOCATION : DESCRIPTION  : PEL : SUBSTRATE MOUNT  : PEL : WIRE BONDING  : PEL : WIRE BOND INSPEC  : PEL : BOND STRENGTH  : SOUTH BLDG : ELECTRICAL TEST  : (PRE SEAL PACKAGE)  : HDIL : VIS/MECH INSPECT  : SOUTH BLDG : ELECTRICAL TEST  : (POST SEAL PACKAGE)	NUMBER : MODULE NUMBER  486 :  ION : LOCATION : DESCRIPTION : PEL : SUBSTRATE MOUNT : PEL : WIRE BONDING : PEL : WIRE BONDING : PEL : WIRE BOND INSPECTION : PEL : BOND STRENGTH : PEL : BOND STRENGTH : PEL : (PRE SEAL PACKAGE) : HDIL : LID SEAL : HDIL : VIS/MECH INSPECTION : SOUTH BLDG : ELECTRICAL TEST : PACKAGE) : POST SEAL PACKAGE) : SOUTH BLDG : ELECTRICAL TEST : POST SEAL PACKAGE)	LABCOM MULTICHIP PROGRAM  MODULE/PACKAGE PROCESSING  NUMBER : MODULE NUMBER  686 :  ION : LOCATION : DESCRIPTION : DOCUMENT  : PEL : SUBSTRATE MOUNT :  : PEL : WIRE BONDING : SP-11340  : PEL : WIRE BOND INSPECTION : MIL-STD  : : 883/2001  : PEL : BOND STRENGTH :  : SDUTH BLDG : ELECTRICAL TEST : DWG  : HDIL : LID SEAL : SP-208  : HDIL : VIS/MECH INSPECTION : AI-15  : SOUTH BLDG : ELECTRICAL TEST : DWG	LABCOM MULTICHIP PROGRAM  MODULE/PACKAGE PROCESSING  NUMBER : MODULE NUMBER PAGE  686 :  ION : LOCATION : DESCRIPTION : DOCUMENT : DATE  : PEL : SUBSTRATE MOUNT : : : : : : : : : : : : : : : : : : :

TEXAS	OWN	DATE	SiZE	962	14	DRAWING NO 243	7703		REV
INSTRUMENTS	ISSUE DATE		SCALE				SHEET	3	


A-11


T1 2649.)


APPENDIX B


## MECHANICAL DRAWINGS


<u>Page</u>	<u>Drawing Number</u>	Document
B-2 - B-3	2795724	196-lead Package
B-4	78-8056-9271-8	196-lead Socket (Carrier, Quad Pack 196 Lead)
B-5	2XX-6583-00	196-lead Socket ("Quad-L" Chip Carrier Socket)
B-6 - B-7	2795722	308-lead Package
B-8	2437705	308-lead Socket Drawing
B-9	2437706	308-lead Carrier
B-10 - B-19	2795713	General Package Specification
B-20 - B-25	2795712	308 Socket Specification
B-26 - B-34	2891091	Header Lid, Stepped
B-35	2437704	Loading Fixture
B-36 - B-42	2686134	Lead Form and Clip Tool

























MATERIAL: 30% G.F. POLYPHEYLENE SULFIDE 1. 2. FINISH: MOLDED UNLESS OTHERWISE NOTED DIMENSIONS ARE Symmetrical about centerline within A .004 WIDE ZONE 14 THRU .025 REF. Ç -@-- 1.374 | 50. STIFLES NO. . On the U.B. Cook was B -5 1 A 1.41 WAS 1.40 £ .19 ₩A5 .09 <u>^.</u> .65 WAS .59 RE-DRAIN DGB -HEVET LONG DATE DE DE CATE 3 Electronic Products of Vision/3M 14,0 % Products of Vision/3M 14,0 % Products of Vision/3M APPH(W. L) .. CA15 THE TOTAL CHIP CHIP CAMPER LOCKET ٠.३ - ٥٥




















APPLICATION					SH_		Т	_				<u> </u>	_		R	ΕV	IS	10	NS			_	-L				
NEXT ASSY USED ON				USE	0 0	<u>-</u>	╁,	REV		_			DE	SCRIF	TIO	N					DA	TE	T	AP	PRC	VE	,
				100	<u> </u>		╬		<b>1</b>							_	_			L							
			├—				4																				
			├-		—		$\dashv$																				
			├				$\dashv$																				
			├				4																				
			<u> </u>				_																				
			0DE .	_																							
i.		50	OPE :	:																							
				specif															ate	ria	1,						
		pr	oces	ss, ar	nd f	abr	ica	tio	n o	f	a le	ade	ed	chip	ca	ırri	er.										
2.		AP	PL I (	CABLE	DOC	UME	NT5	:																			
		Th	e fo	ollowi	ing	doc	ume	nts	of	t	he i	\$50	ıe	in e	ffe	ct	on	dat	e o	f							
				stion																							
				Ficati onflic																							
			-	docume							Cume	.,,,	ω,					,,,,,				- •					
		00	_ N_ 1	290-A		N/	ick	ا ۵	D1 a	+;	<b>5</b> 0	Fla		trode	.DO	ite		Fla	otr	a lv	+ i ~	٠,١					
		ŲŲ	-14-2	, 90-A		N	ILK	e i	ria		rig i	בופ		Ci Ode	:hO=			CIE	CCI	Uly		- )					
		MI	L-G-	-45204	1-B	G	o∤d	ΡI	ati	ng	, E1	ect	r	odepo	sit	ed	(E)	ect	rol	yti	c)						
		MI	L-S1	TD-883	3	Т	est	Me	tho	ds	and	i Pr	-01	cedur	es	for	Mi	cro	ele	ctro	on i	cs					
													-														
		M)	L-S1	TD-130	)	1	den	tif	ica	ti	on M	lark	< i /	ng of	U.	s.	Mi	lit	ary	Pr	ope	erty	′				
																				T D O		. D. B.)					
														SI	'ECI	. + 1 (	ALI	UN	CUN	TR0	LL	JKAN	TIME	1			
					1				<u> </u>	Γ	T	<u> </u>	T												Γ		$\prod$
	ТТ	_	Т		1			_		<u> </u>	1		T		T											Γ	
REV	$\Box$			$\overline{+}$	$\vdash$				ł				↓.		╁	1-	$\vdash$	<b>†</b>		-		T			T	1	Τ
SHEET	$\prod$			BEV				_	-	┝	+-	T	1	- 1	1												1 .
SHEET			ŀ	REV		,		-			-	7	╀	9 9	1,0	$\vdash$	<del>                                     </del>	†	+	$\vdash$	_	+-	1	╁╴	Τ		Т
SHEET REV STAT OF SHEET	s			SHEET		1	2	3	4	Ę	6	7		8 9	_										$oxed{\Box}$		$\mathbf{L}$
SHEET REV STAT OF SHEET UNI	S LESS E SPE					1	_	_	4		5 6	7			_		X.A	s	lns	STR	U	ME	NI	s		]	I
SHEET  REV STAT  OF SHEET  UNI  OTHERWISI  DIMENSION IN INCHI	S LESS E SPE S ARE		a.	SHEET		1	_	_	4	Ę	6 6	7			_		ΧA	s	NS Dalla	STR s. Tex	LUI es	ME	NT	s	_ _	<u> </u>	Ι
SHEET  REV STAT  OF SHEET  UNIT  OTHERWISI  DIMENSION IN INCHI	S E SPEG S ARE ES ES		.a.	SHEET DWN CHK ENGR		1	_	_	4	5	6	7			_		_		Dalla	s. lex	as .			s			I _
SHEET  REV STAT  OF SHEET  OTHERWISH  OTHERWISH  IN INCHI-  TOLERANCE  ANGLES ±  3 PLACE DE  2 PLACE DE  PARENTHE	S ARE E SPEC S ARE ES ES ECIMAL ECIMAL TICAL	LS ±	010 02	SHEET DWN CHK ENGR		1	_	_		6	6 6	7			_		_		Dalla	STR s. Tex RIER	as .			s			
SHEET  REV STATOF SHEET  OTHERWISI  DIMENSION IN INCHI- TOLERANCI ANGLES ± 3 PLACE DE	S ARE E SPEC S ARE ES ES ECIMAL ECIMAL TICAL	LS ±	010 6 02 0	SHEET DWN CHK ENGR APVD		1	_	TE		5		E IF	SC		<b>V</b>	Ti	СН	ΙP	Dalla	s. /ex	es   ,		DED	s	_ 		

100

**B**-10

#### 3. MATERIALS AND CONSTRUCTION:

Materials, finishes, and marking for each part shall be as specified herein. When the materials, or class of materials, are not specified, a material shall be used which will enable the device to meet all of the requirements of this drawing. Materials, finishes, and marking shall not blister, crack, flow, or be adversely affected when exposed to the storage, operating, or environmental conditions specified on this drawing.

- 4. KOVAR SEAL RING, MATERIALS AND CONSTRUCTION:
- 4.1 Seal ring shall be fabricated from Kovar and brazed to the top surface of the cofired alumina body of package as shown (Texas Instruments drawing 2795722 or 2795724).
- 4.2 Seal ring nominal outside dimension shall be as specified (TI drawing 2795722 or 2795724) and .042 maximum, .033 minimum in width. If an etching process is used in seal ring fabrication, undercutting of .005 maximum is allowable on each edge.
- 4.3 The outer radius on the corners of the seal ring must be no greater than .030 inch. The inner radius on the corners of the seal ring must be no less than .030 inch.
- 4.4 Entire assembly height ceiling is .115 inch maximum. Seal ring to be .040 inch thick nominally but may require grinding in some cases to limit assembly height to .115 inch.
- 4.5 Seal ring may be constructed of a single layer of Kovar or of two layers of Kovar brazed together as long as the minimum melting temperature of the braze is greater than 600 degrees C, and the overall thickness and thickness tolerance requirements are met.
- 4.6 Any brazing material used must have a melting temperature greater than 600 degrees C.
- 4.7 Nicks, dents or pits located on the outer half of the seal surface must conform to the following restrictions: (a) width does not exceed .008 inch, (b) length does not exceed .050 inch, (c) depth does not exceed .005 inch.
- 4.8 Vertical protrusions on the seal area greater than .002 inch are unacceptable.
- 4.9 The seal ring top surface must be flat within .004 inches per inch.
- 4.10 The seal ring must be plated on all exposed surfaces as per Section 7 of this document.

TEXAS	DWN	DATE		962	DRAWING NO 27	95713		REV
NSTRUMENTS	ISSUE DATE		SCALE	NONE		SHEET	2	

B-11

T+ 26493

- 5. COFIRED ALUMINA PACKAGE BODY, MATERIALS AND CONSTRUCTION:
- 5.1 The cofired alumina body of the chip carrier shall consist of seven (7) ceramic layers and seven (7) metallization patterns.
- 5.2 The ceramic layers shall be .007 inch thick nominal with a thickness tolerance of  $\pm 10\%$ .
- 5.3 The alumina shall preferably be white 92% minimum alumina but a different grade or color of alumina may be used provided the dielectric constant is a maximum of 9.5 at LMHz.
- 5.4 The thick film metallization refractory material used shall have a maximum resistivity of 15 milliohms per square as fired.
- 5.5 The outside dimension of all layers of the cofired body shall be as specified (TI drawing 2795722 or 2795724) with a tolerance of +/- 0.8%.
- 5.6 Three of the four corners of the cofired body shall be square with the fourth corner serving as an index corner and being chamfered at .920 inch x 45 degrees.
- 5.7 The ceramic layers shall be identified as numbers 1 through 7 with layer number 1 being the bottom layer onto which the thermal base is brazed and layer 7 being the top layer onto which the Kovar seal ring and leads are brazed.
- 5.8 The nominal cavity sizes of the seven ceramic layers are as follows:
- 5.8.1 196 lead package (TI drawing 2795724):
  - Layer 1 1.100 nominal +/~ .009 with  $.102 \times 45$  degrees nominal chamfer on all corners
  - Layer 2 1.100 nominal  $\pm$ /- .009 with .102 x 45 degrees nominal chamfer on all corners
  - Layer 3 1.100 nominal +/- .009 with .102  $\times$  45 degrees nominal chamfer on all corners
  - Layer 4 1.100 nominal +/- .009 with .102 x 45 degrees nominal chamfer on all corners and a .065 x .075 cutout at 45 degrees on each corner with the .065 dimension centered along the .144 long hypotenuse of the chamfer
  - Layer 5 1.100 nominal +/- .009 with .102 x 45 degrees nominal chamfer on all corners and a .065 x .075 cutout at 45 degrees on each corner with the .065 dimension centered along the .144 long hypotenuse of the chamfer

TEXAS	DWN	DATE	SIZE	962	14	DRAWING NO 27	95713		REV
INSTRUMENTS	ISSUE DATE		SCALE	NONE			SHEET	3	

B-12

- Layer 6 1.150 nominal +/- .010 with chamfer on all
  four corners of a size to expose the entire
  capacitor cavity (cutout) of layers 3, 4 and 5
  (approximately .050 x 45 degrees)
- Layer 7 1.150 nominal +/- .010 with chamfer on all four corners of the same size as in layer 6
- 5.8.2 308 lead package (TI drawing 2795722):
  - Layer 1 1.650 nominal +/- .013 with  $.102 \times 45$  degrees nominal chamfer on all corners
  - Layer 2 1.650 nominal +/- .013 with  $.102 \times 45$  degrees nominal chamfer on all corners
  - Layer 3 1.650 nominal +/- .013 with  $.102 \times 45$  degrees nominal chamfer on all corners and a  $.065 \times .075$  cutout at 45 degrees on each corner with the .065 dimension centered along the .144 long hypotenuse of the chamfer
  - Layer 4 1.650 nominal +/- .013 with .102 x 45 degrees nominal chamfer on all corners and a .065 x .075 cutout at 45 degrees on each corner with the .065 dimension centered along the .144 long hypotenuse of the chamfer
  - Layer 5 1.650 nominal +/- .013 with  $.102 \times 45$  degrees nominal chamfer on all corners and a  $.065 \times .075$  cutout at 45 degrees on each corner with the .065 dimension centered along the .144 long hypotenuse of the chamfer
  - Layer 6 1.710 nominal +/- .014 with chamfer on all
    four corners of a size to expose the entire
    capacitor cavity (cutout) of layers 3, 4 and 5
    (approximately .050 x 45 degrees)
  - Layer 7 1.710 nominal +/- .014 with chamfer on all four corners of the same size as in layer 6
- 5.9 A radius of .010 inch is allowed on the corners of the capacitor cutouts occurring in layers 3, 4 and 5 of both packages.
- 5.10 The metallization patterns shall be identified as follows: MP-1X being the metallization on the bottom side of ceramic layer 1 (braze ring for thermal base) and as MP-1 through MP-7 being the metallization on top of ceramic layers 1 through 7.
- 5.11 The dielectric pattern on the bottom side of the base of the package shall be referred to as pattern CP-B and shall serve as a mask to expose the metallized package mounting pads.
- 5.12 The features contained in the 8 metallization patterns are as follows:

  MP~IX Metallization ring for brazing on of thermal
  base

Y TEXAS A 962	14 2795713	
NSTRUMENTS ISSUE DATE SCALE NONE	SHEET 4	

7: 26493

**B-**13

DWG NO 2	795713	<b>\undersigned</b>	
	MP-2 - Seco MP-3 - Prin MP-4 - Lowe MP-5 - Bond cond MP-6 - Uppe MP-7 - I/O	ciary power ring product power ring, capacito mary power ring er ground ring ding shelf, signal and powe ductor lines for connection er ground ring pads for brazing on of lea allization for brazing on o	er and ground to drop in circuit nd frames,
5.13	Metallization patterns a drawing 2795722 or 2795	and via locations to be as 724).	specified (TI
5.14		l, power and ground conduct specified (TI drawing 2795	
5.15	-	ver MP-5 shall have a nomin ty edge, not less than .000	
5.16	All designated internal 8 milliohms per via.	vias shall have a maximum	resistance of
5.17	No castellations or side package. Side metalliza	e metallization are require ation is acceptable.	d for this
5.18	All exposed metallization as per section 7 of this	on on the ceramic body shal s document.	l be plated
5.19	Total length and width o than .904 inches per ind	camber of ceramic shall be	no greater
5.20		een any adjacent conductors exceed 5 nano-amps at 100 V	
5.21	There shall be no burrs chamfers or edges.	greater than .005 inch on	outside corner
5.22		ination or cracking of the cposure to processing tempe	•
5.23	Edge cracks due to cutti	ing or scoring shall not ex	ceed .015 inch.
5.24		not exceed .050 length x .0 os shall not exceed .030 x	
5.25		width of the first .015 in cavity out, shall be void	
Bio	DWN DATE	1 1 1	AWING NO REV
TEX	AS MENTS ISSUE DATE	A 96214	2795713
INSTRU		SCALE NONE	SHEET 5

- 5.26 There shall be no protrusions greater than .001 inch in height on the first .015 inch length of a lead trace, from the cavity out.
- 5.27 Conductor lines shall not contain voids, pin holes, nodules or scratches which reduce the effective width of any conductor by more than 50%. Enlarged conductor lines used for power and ground should not be reduced by more than 20%.
- 5.28 There shall be no flaking, peeling or blistering on the gold when viewed at 10x magnification, and no discoloration visible to the unaided eye.
- 5.29 The package shall present a clean appearance and shall contain no loose foreign material and contamination that cannot be removed by ultrasonic cleaning.
- 6. LEAD FRAME, MATERIALS AND CONSTRUCTION:
- 6.1 The lead frame is to be fabricated from Kovar and brazed to the top surface of the cofired ceramic body of the package as shown (T1 drawing 27957... or 2795724).
- 6.2 The lead frames must be plated on all exposed surfaces as per section 7 of this document.
- 6.3 The lead frame material shall be .005 inch thick nominal. If lead is etched, undercutting of .001 inch maximum on each edge is allowable
- 6.4 The leads are to be on .025 inch centers with configuration as shown (TI drawing 2795722 or 2795724).
- 6.5 The leads shall be .010 inch nominal in width with .015 inch nominal space.
- The entire lead frame shall preferably be of a single piece of material incorporating all four sides. This will ensure exact orientation of all of the leads with respect to each other. Four individual lead frames may also be used but the maximum tolerance from one lead location to any other lead location may not be greater than +/- .001 inch.
- 6.7 The leads must be a nominal of .300 inch long with a .150 inch width minimum tie bar along the outside edge as shown (TI drawing 2795722 or 2795724).
- 6.8 Registration holes in the tie bar area are acceptable.
- 6.9 Leads must exhibit a perpendicular pull strength of 0.5 lb-force minimum.

TEXAS INSTRUMENTS	DWN	DATE	Size	96214	DRAWING NO	2795713		PĘ.
INSTRUMENTS	ISSUE DATE		SCALE	NONE		SHEE "	6	

B-15

1 26493

- 6.10 Leads shall be flat and exhibit no kinks or permanent deformation. Protrusions greater than .002 inch on any surface of a lead are unacceptable.
- 7. THERMAL BASE, MATERIALS AND CONSTRUCTION:
- 7.1 The thermal base may be made of either Beryllia or 90/10 Tungsten Copper (Elkonite).
- 7.2 If Beryllia is used, the top surface must be fully metallized and connected to package ground. The bottom surface must be metallized and masked to expose a prescribed thermal pad pattern (TI drawing 2795722 or 2795724). The bottom surface must also be connected to package ground either through the use of continuous metallization around the edges of the base or by through vias in the brazing area. Vias shall not exist in exposed area of the main package cavity.
- 7.3 If Tungsten/Copper is used, it must be treated as required to ensure hermeticity and it must also be connected to package ground. The bottom side must be masked to expose a prescribed thermal pad pattern (TI drawing 2795722 or 2795724).
- 7.4 Other thermally conductive materials which exhibit a closely matched coefficient of thermal expansion to the ceramic body of the chip carrier may be proposed for use by the supplier. The material will be reviewed by TI and may be used only with subsequent written approval from TI.
- 7.5 All exposed metal or metallization on the thermal base must be plated as per section 7 of this document.
- 7.6 If beryllia is used, the base shall be .020 thick nominal with a maximum tolerance of +/- .002 inch. If Tungsten/Copper is used It may be either .015 or .020 inch thick nominal with a maximum tolerance of +/- .002 inch.
- 7.7 The base shall be designed such that the corner of the base does not extend beyond the cofired ceramic body at the index corner chamfer.
- 7.8 The base shall have a maximum camber of .004 inches per inch.
- 8. PLATING:
- 8.1 All exposed metal on finished package including lead frames, seal ring, refractory metal and thermal base must be plated first with electroless or electrolytic Nickel as specified in QQ-N-290, with a minimum thickness of 50 microinches to a maximum of 350 microinches. Gold shall be plated over the

TEXAS INSTRUMENTS ISSUE DATE	DATE		9 6 2	14	DRAWING NO 279	5713		REV	
INSTRUMENTS	ISSUE DATE		SCALE	NONE			SHEET	7	

B-16

7 2649

Nickel in accordance with MIL-G-45204, Type III, Grade A at a thickness of 50 microinches minimum.

- 9. ENVIRONMENTAL REQUIREMENTS:
- 9.1 Hermeticity: Maximum helium leakage rate shall not exceed 1 x 10E-8 cc/second helium. The test shall be per MIL-STD-883, Method 1014, condition A4.
- 9.2 Constant Acceleration: The package shall not exhibit any cracking, delamination or changes in electrical characteristics when subjected to constant acceleration per MIL~STD-883, Method 2001, Condition E.
- 9.3 Thermal Shock: The package shall not exhibit any cracking, delamination, or changes in electrical characteristics when subjected to sudden changes in temperature per MIL-STD-883, Method 1011, Condition C.
- 9.4 Temperature Cycling: The package shall not exhibit any cracking, delamination, or changes in electrical characteristics when subjected to extreme temperature variations per MIL-STD-883, Method 1010, Condition C.
- 9.5 Salt Atmosphere: The package shall not exhibit any evidence of corrosion contributing to electrical failure, following exposure to 24 hours of salt atmosphere per MIL-STD-883, Method 1009, Condition A.
- 9.6 Solderability: The package must conform to solderability requirements of MIL-STD-883, Method 2003 with the exception of the aging test (paragraph 3.2).
- 10. COMPLIANCE:
- 10.1 The supplier shall comply with all construction and workmanship requirements outlined in this specification.
- All material used in the construction of the chip carriers shall be unused and undamaged, shall be of a quality consistent with proposed use and performance specified, and shall comply completely with applicable specifications. Materials and processes shall be subject at any time to such tests of the pertinent specification as may be prescribed by Texas Instruments to determine compliance with specification requirements. Also, if the supplier discovers faulty or nonconforming materials or processes, he shall report the same to Texas Instruments, if the defective product was previously shipped.
- 10.3 Supplier is to notify Texas Instruments before making any change in plating processes or plating type.

TEXAS	DWN	DATE	SIZE	96214	DRAWING NO 279	95713		ŘΕV
INSTRUMENTS	ISSUE DATE		SCAL	NONE		SHEET	8	

B - 17

7: 26493

- 11. PREPARATION FOR DELIVERY:
- 11.1 Packaging: Packaging shall be adequate to provide protection against any damage, breakage, or loss during shipment from the supply source to the ultimate using activity.
- 11.2 Marking: Each shipping container shall be legibly marked in accordance with MIL-STD-130 with the following information:

T! part number Manufacturers identification and date code (lot number)

- 12. NOTES:
- 12.1 All chamfers are dimensioned as 'length of sides x cutting angle', where the length of sides is in the x or y direction and is not the hypotenuse of the chamfer triangle.

Bio	DWN	DATE	SIZE	FSCM NO		DRAWING NO			RE√
TEXAS		·	A	962	14	279	5713		
INSTRUMENTS	ISSUE DATE		SCALE	NONE			SHEET	9	

T: 26403

DWG NO 2795713 SH 10

# SUGGESTED SOURCES OF SUPPLY:

- 1. Interamics (201726) 11391 Sorrento Valley Road San Diego, CA 92121
- Ceramic Systems (No FSCM No.) 2780 Coronado Road Anaheim, CA 92806

Bio	DWN	DATE	SIZE	FSCM NO		DRAWING NO			REV
TEXAS			A	962	14	'	2795713		
INSTRUMENTS	ISSUE DATE		SCALE	NONE			SHEET	10	

1: 26493

2795712 Dwg NO	1				5935	0740
APPLIC	ATION		REVISI	ONS		
NEXT ASSY	USED ON	REV	DESCRIPTION		DATE	APPROVED
	1009	_	<del></del>			٠
···-		-				
	<del> </del>					
	<del></del>					
	<del></del>					

### 1. SCOPE:

This drawing establishes the requirements for a chip carrier socket connector.

#### 2. APPLICABLE DOCUMENTS:

The following documents, of the issue in effect on date of invitation for bids or request for proposal, form a part of this drawing to the extent specified herein. In the event of any conflict between this drawing and the documents referred to herein, this drawing shall govern.

MIL-STD-130 IDENTIFICATION MARKING OF US MILITARY PROPERTY

QQ-C-533 COPPER-BERYLLIUM ALLOY STRIP (COPPER ALLOY

NUMBERS 170 AND 172)


MIL-G-45204 GOLD PLATING, ELECTRODEPOSITED

QQ-N-290 NICKEL PLATING, ELECTRODEPOSITED

MIL-STD-202 TEST METHODS FOR ELECTRONIC AND ELECTRICAL COMPONENT

PARTS

SPECIFICATION CONTROL DRAWING



100

B -20

(C)

- 3. REQUIREMENTS:
- 3.1 MATERIALS AND CONSTRUCTION:

Materials, finishes, and marking for each part shall be as specified herein. When the materials, or class of materials, are not specified, a material shall be used which will enable the device to meet all of the requirements of this drawing. Materials, finishes, and marking shall not blister, crack, flow, or be adversely affected when exposed to the storage, operating, or environmental conditions. specified on this drawing.

- 3.1.1 PHYSICAL CONFIGURATION: To fit package, per Figures 1 and 2.
- 3.1.1.1 Assembly shall consist of socket base and either one carrier lid which will accommodate the package with formed or unformed leads, or a pair of carriers, one which will accommodate a package with formed leads and one which will accommodate a package with unformed leads
- 3.1.2 MATERIALS:
- 3.1.2.1 BODY: Polyethersulfone G. F.
- 3.1.2.2 CONTACTS: Beryllium copper per QQ-C-533
- 3.1.2.3 LID AND LID LOCATION POST WITH SCREW: Nickel plated brass
- 3.1.3 FINISHES:
- 3.1.3.1 CONTACTS: 50 microinches minimum gold plating per MIL-G-45204 over 50 microinches minimum/350 microinches maximum nickel plating per QQ-N-290
- 3.2 MARKING:

ALL PACKAGES SHALL BE MARKED IN ACCORDANCE WITH MIL-STD-130 WITH THE FOLLOWING INFORMATION:

- 3.2.1 MANUFACTURER'S PART NUMBER
- 3.2.2 MANUFACTURER'S NAME
- 3.3 ELECTRICAL:
- 3.3.1 CONTACT RESISTANCE: Not greater than 30 milliohms
- 3.3.2 CAPACITANCE: 0.5 picofarads
- 3.3.3 INSULATION RESISTANCE: 1000 megohms minimum at 500 volts DC

TEXAS INSTRUMENTS	DWN	DATE	SiZE	962	14	DRAWING NO	795712		REV
INSTRUMENTS	ISSUE DATE		SCALE	NONE			SHEET	2	


- 3.3.4 BREAKDOWN VOLTAGE: 1000 volts
- 3.3.5 OPERATING TEMPERATURE: -55 to +125 degrees C
- 4. QUALITY ASSURANCE PROVISIONS:
- 4.1 RESPONSIBILITY FOR INSPECTION:

Unless otherwise specified in the contract or purchase order, the supplier is responsible for the performance of all inspection requirements as specified herein. Except as otherwise specified in the contract or order, the supplier may use his own or any other facilities suitable for the performance of the inspection requirements specified herein, unless disapproved by the procuring activity. The procuring activity reserves the right to perform any of the inspections set forth in the specification where such inspections are deemed necessary to assure supplies and services conform to prescribed requirements.

- 5. PREPARATION FOR DELIVERY:
- 5.1 Packaging shall be adequate to provide protection against any damage, breakage, or loss during shipment from the supply source to the ultimate using activity.
- 6. NOTES:
- 6.1 Identification of the suggested source(s) of supply hereon is not to be construed as a guarantee of present or continued availability as a source of supply for the item(s).

TEXAS	DWN	DATE	SIZE	962	14 DRAWING NO	2795712		REV
INSTRUMENTS Deligs Texas	SSUE DATE		SCALE	NONE		SHEET	3	

TI 26493



DWG NO 2795712 SH 6

SUGGESTED SOURCE(S) OF SUPPLY:

1. NEPENTHE (No FSCM No.)
2471 East Bayshore Road, Suite 520
Palo Alto, California 94303

	MANUFACTURE	TR'S PART NO.
PART NO.	SOURCE 1	SOURCE 2

₽i2	DWN	DATE	SIZE	FSCM NO		DRAWING NO			AEV
TEXAS			A	962	14	2	2795712		
INSTRUMENTS	ISSUE DATE		SCALE	NONE		•	SHEET	6	

T+ 26493

B -25

DWG NO 2891091	s <sub>H</sub> l		<b>V</b>	5961	8100
APPLIC			REVISIO	NS	
NEXT ASSY	USED ON	REV	DESCRIPTION	DATE	APPROVED
	1009				<u> </u>
		-			
<b></b>		-			
		┥			
		7			

1. SCOPE


This specification covers the requirements for a stepped lid.

- 2. APPLICABLE DOCUMENTS
- The following documents, of the issue in effect on date of invitation for bids or request for proposal, form a part of the specification to the extent specified herein. In the event of any conflict between this document and the reference documents, this document shall govern.

MIL-STD-883 TEST METHODS AND PROCEDURES FOR MICROELECTRONICS

MIL-STD-129 MARKING FOR SHIPPING AND STORAGE
MIL-G-45204 GOLD PLATING, ELECTRODEPOSITED
QQ-N-290 NICKEL PLATING, ELECTRODEPOSITED
ASTM-F15-61T STANDARD SPECIFICATION FOR KOVAR

SOURCE CONTROL DRAWING



DWG NO 2891091 SH2

#### REQUIREMENTS

3.1 MATERIALS AND CONSTRUCTION:

Materials, finishes and marking for each part shall be as specified herein. When the materials or classes of materials are not specified, a material shall be used which will enable the device to meet all of the requirements of this drawing. Materials, finishes and marking shall not blister, crack, flow or be adversely affected when exposed to the storage, operating or environmental conditions specified in this drawing.

- 3.1.1 Physical Configuration: See Figure 1 and Table II.
- 3.1.2 Materials and Finishes:
- 3.1.2.1 Lid:

Kovar Type per ASTM-F15-61T.

3.1.2.2 Plating:

Lid shall be plated per Table II in one of the following configurations:

Configuration 1: Electrolytic Nickel per QQ-N-290 Class 2, 100 microinches minimum, 350 microinches maximum

Configuration 2: Electroless Nickel per QQ-N-290 Class 1, 100 microinches minimum, 350 microinches maximum

Configuration 3: Gold per MiL-G-45204 Type 1 Class 1, 50 microinches minimum over Electrolytic Nickel per QQ-N-290 Class 2, 100 microinches minimum, 350 microinches maximum

Configuration 3: Gold per MIL-G-45204 Type 1 Class 1, 50 microinches minimum over Electroless Nickel per QQ-N-290 Class 1, 100 microinches minimum, 350 microinches maximum

- 3.2 ELECTRICAL:
- 3.2.1 No requirements.
- 3.3 MECHANICAL:
- 3.3.1 Lids shall be capable of meeting all tests listed in Table I of this specification.
- 3.3.2 Flatness to be per Figure 1.
- 3.4 VISUAL INSPECTION:

8,,	DWN	DATE	SIZE	FSCM NO		DRAWING NO			REV
TEXAS			A	962	14		289109	1	
INSTRUMEN	IS ISSUE DATE		SCALE	I			SHEET	2 of 9	

B-27

T1 26493

- 3.4.1 Lid Surface Conditions:
- 3.4.1.1 Damage (Inspection at IX):
- 3.4.1.1.1 Nicks, dents or pits located on the outer 1/2 of the seal surface must conform to the following restrictions: (a) width does not exceed .008, (b) length does not exceed .050, (c) depth does not exceed .005.
- 3.4.1.1.2 Nicks, dents or pits located on the inner 1/2 of the seal surface have only the restrictions listed in paragraph 3.4.1.1.4.
- 3.4.1.1.3 Nicks, dents or pits located on the lid, other than the seal area, cannot exceed .010 in diameter.
- 3.4.1.1.4 All protrusions greater than .004 are unacceptable.
- 5.4.1.1.5 Any foreign particles are unnacceptable.
- 3.4.1.2 Stains:
- 3.4.1.2.1 Stains (discolorations on the lid which cannot be removed using common cleaning practices) are unacceptable.
- 3.4.1.2.2 Fingerprints are not stains.
- 3.4.1.2.3 Variations in the grain structure, or the gold color of the plating are not stains.
- 3.4.1.3 Plating:
- 3.4.1.3.1 There shall be no flaking, pitting, lifting or peeling of the plating.
- 3.4.1.3.2 There shall be no plating blisters or bubbles that may be peeled off of the base metal.
- 3.4.1.3.3 There shall be no non-conductive inclusions in the plating.
- 3.4.1.3.4 There shall be no exposed underplate or base material greater than .007 in diameter.
- 3.4.1.3.5 There shall be no plating discoloration in the seal areas.
- 3.4.1.3.6 There shall be no corrosion.
- 3.5 SCREENING:
- 3.5.1 Visual Inspection:

TEXAS INSTRUMENTS	DWN	DATE	SIZE	96214	DRAWING NO	2891091	REV
INSTRUMENTS	ISSUE DATE		SCALE			SHEET 3 of 9	

4.2.1 The manufacturer shall notify the procuring activity prior to the delivery of the parts of any changes in the deisgn, material or process that may affect performance, quality or reliability of the part specified herein. Proprietary information need not be disclosed, however, the procuring activity requires that sufficient

	DWN	DATE	SIZE	FSLM NO		DRAWING NO		REV
TEXAS			A	962	14		2891091	
INSTRUMENTS	ISSUE DATE		SCAL				SHEET 4 of 9	

f: 2640 J

		i	- 1
DWG NO	2891091	SH	5

information we made available to determine the effect on any equipment which utilizes this part.

- 4.3 QUALITY CONFORMANCE INSPECTION:
- 4.3.1 Lot Acceptance:
- 4.3.1.1 A sample from each plating lot shall be evaluated per Table I.
- 4.3.1.2 As a minimum, each plating lot will have passed subgroups 1, 2, 3 and 4 of Table I.
- 4.3.2 Qualification:
- 4.3.2.1 Qualification testing will consist of all tests specified before with the addition of Subgroups 5 and 6 of Table I. This testing is only required for the initial qualification. A change In material or plating would require requalification.
- 4.4 TRACEABILITY / DATA SUBMISSION:
- 4.4.1 Traceability:
- 4.4.1.1 Each lid shall be traceable to a manufacturer's plating lot.
- 4.4.2 Certificate of Conformance:
- 4.4.2.1 A certificate of compliance shall accompany each lot/shipment. This document will be signed by a QRA representative who is attesting to the performance and passing of the screening and lot acceptance requirements herein.
- 5. PREPARATION FOR DELIVERY
- 5.1 PACKAGING:
- 5.1.1 Packaging shall be adequate to provide protection against any damage, breakage or loss during shipment from the supply source to the ultimate using activity.
- 5.2 MARKING:
- 5.2.1 Each individual container shall be marked in accordance with MIL-STD-129 displaying the following information:

Texas Instruments part number Vendor identification Plating lot identification (eg. date code) Lot identification number

B:	DWN	DATE	SIZE	FSCM NO	DRAWING NO		REV
TEXAS	L		A	96214		2891091	
INSTRUMENTS	ISSUE DATE		SCALI			SHEET 5 of 9	

**B-30** 

2640

1		1 1
OWG NO	2891091	sh 6


- 5.3 DOCUMENTATION:
- 5.3.1 A Certificate of Conformance will be shipped with each lot.
- 6. NOTES
- 6.1 Only the item described on this drawing, when procured from the vendor(s) listed herein, is approved by TEXAS INSTRUMENTS INCORPORATED for use in the application(s) specified herein. A substitute item shall not be used without prior approval by TEXAS INSTRUMENTS INCORPORATED.
- 6.2 Identification of the APPROVED SOURCE(S) OF SUPPLY herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item described on the drawing.
- 6.3 This lid is for use in hybrid and microelectronics manufacturing.

### TABLE I LOT ACCEPTANCE TESTS MIL-STD-883

SUBGROU	P TEST	METHOD	CONDITION	QTY(#ACC)
i	Physical Dimensions	2016		15(0)
2	Solderability	2003	245 +/- 5 degrees (	3(0)
3	Thermal Shock	1011	С	3(0)
	Bake	1008	150 degrees C 2 hou	ırs
	Seal	1014	A4	
4	Moisture Resistance	1004		3(0)
5	Salt Atmosphere	1009		5(0)

B.	DWN	DATE	SIZE	FSCM NO	DRAWING NO		REV
TEXAS			A	96214		2891091	
INSTRUMENTS	ISSUE DATE		SCAL			SHEET 6 of 9	

B -31



		1 1
DWG NO	2891091	sн 8

	TABLE II										
DASH NUMBER	A	В	С	D	OR	IR	Fmin	Fmax	T		
-01	.885	.845	.785	.745	.017	.035	.0035	.0055	.010		
-02	.885	.845	.785	.745	.017	.035	.0035	.0055	.015		
-03	.870	.870	. 785	.785	.017	.035	.0035	.0055	.010		
-04	.900	.900	.790	. 790	.010	.050	.005	.005	.010		
-05	.885	.845	.785	.745	.017	.050	.0035	.0055	.010		
-06	.900	.900	.790	.790	.010	.050	.005	.005	.010		
-07	1.245	1.245	1.145	1.145	.018	.044	.0035	.0055	.015		
-08	1.845	1.845	1.745	1.745	.018	.044	.0035	.0055	.015		
-09	1.395	.645	1.220	.470	.018	.044	.0035	.0055	.015		
-10	.865	.835	.750	.720	.018	.044	.0035	.0055	.015		
-11	2.135	1.135	2.035	1.035	.018	.044	.0035	.0055	.015		
-12	2.135	1.135	2.035	1.035	.018	.044	.0035	.0055	.015		
-13	1.240	1.240	1.145	1.145	.018	.044	.0035	.0055	.015		
-14	1.840	1.840	1.745	1.745	.018	.044	.0035	.0055	.015		

TEXAS	DWN	DATE	SiZE	962	14	DRAWING NO	289	1091	REV
INSTRUMENTS	ISSUE DATE		SCALE				SHEET	8 of 9	


Tr 26493

# APPROVED SOURCE(S) OF SUPPLY:

- Isotronics Incorporated (017331) Industrial Park New Bedford, MA 02745
- 2. Hi-Rel Products Incorporated (062590) 16 Plains Road Essex, CT 06426

PART	MANUFACTURE	R'S PART NO.	PLATING CONFIGURATION
NUMBER	SOURCE 1	SOURCE 2	PER PARAGRAPH 3.1.2.2
2891091-01	S-1088-10	S08850845-10A	1
2891091-02	S-1088-15-5	S08850845-15	1
2891091-03		S08700870-10	1
2891091-04		509000900-10	2
2891091-05		S08850845-10A	4
2891091-06		509000900-10	3
2891091-07		S12451245-15G	3
2891091-08		\$18451845-15	3
2891091-09		\$13950645-15	3
2891091-10		508650835-15	. 3
2891091-11		S21351135-15	3
2891091-12		S21351135-15	4
2891091-13		S12401240-15	3
2891091-14		S18401840-15	3

TEXAS INSTRUMENTS	DWN	DATE		962	14	DRAWING NO	28910	91	R€V
INSTRUMENTS	ISSUE DATE		SCALE				SHEET	9 of 9	



LOADING FIXTURE FOR 196 LEAD PACKAGE CARRIER
30 SEPTEMBER 1986 2437704 L. DERRYBERRY

ŝ 7 ò 5 NCTES: 1 VENDOR: BEARIN', CHAIN AND SUPPLY CO. 2221 MCCKINGBIRD LANE DALLAL TEXAS 75235 C С В Α 8 6 5

D С B - 36 418262-16 415029-1031 415029-1125 415029-1125 416937-15 416937-28 411197-0059 410972-10 SCREW, SKT HD, 25 LG
.031 STK CRES ALY
.125 STK CRES ALY
.125 STK CRES ALY
.125 STK CRES ALY
.10-32 HELICAL THD (LOCKING)
4-40 HELICAL THD (LOCKING)
PIN DOWEL 28 27 26 25 24 23 22 21 2 6 6 2 2 2 2 1 2 4 2 1 PIN, DOWEL NUT 10-32 410972-10 419346-235 415107-2009 419346-310 419346-276 COMPRESSION SPRING .625 DIA AL ALY BAR RD COMPRESSION SPRING COMPRESSION SPRING 1/4 - 20 SHOULDER SCREW 2 6 2 2 2 20 19 18 17 16 В 41200-59 [] BEARING PRECISION SERIES A SCREW, SKT HD, 10-32 SCREW, SKT HD, 50 LG SCREW, SKT HD .375 LG SHAFT, CLASS 5 4 5 2 4 2 2 2 2 2 6 15 14 13 12 11 A-61014 THOMPSON 418590-0012 418590-0010 418262-0042 3/8 DIA X 6.0 THOMPSON 415101-1050 .500 THK AL ALY AH 10-32 SHOULDER SCREW 1/2 X 6.0 .750 THK AL ALY PL 1 1/2 THK STAINLESS 5 2 5 5 4 10 9 8 7 6 41200-27 800901-38 415101-1075 415038-2448 415038-2024 .750 THK CRESS BAR 1/8 X 2.00 .05 THK CRESS SH 2.00 THK AL ALY BAR .50 THK AL ALY PL 4 4 3 3 3 3 5 4 3 2 1 800901-2 415029-1050 415127-1200 413101-1050 FAB QTY SH DET PART NUMBER DESCRIPTION ANGLES OF MERMISE SPECIFIES

ANGLES 1:
ANGLES 1:
P. DECIMALS 02
P. DECIMALS 02
P. DECIMALS 06
FRACTIONS 1732 LP M-A- 2686134 Α PEV N C DATE TEXAS INSTRUMENTS HECK Methods Taoling ENGA PVD LEAD FORM/CUT TOOL 1009 ALC POJECT TOOL OWNER APPLICATION D M-A-2686134 11117 3 2

4 2

5 0 V S

5


1


4


SED LENT


F SPEC


PROCESS

































APPENDIX C

ADDITIONAL ELECTRICAL DIAGRAMS

<u>Page</u>	<u>Drawing Number</u>	<u>Document</u>
C-2 - C-5	2437688	Single-chip SRAM to DUT Board Assembly
C-6 - C-9	2437689	SRAM Substrate to DUT Card Assembly
C-10 - C-13	2437690	Socket on DUT Board Assembly
C-14 - C-15	2437691	Power Analysis Test Fixture
C-16 - C-18	2437707	X4 SRAM Package Pin Assignment



2437688 DWG NO

LABCOM

## SRAM - SINGLE CHIP PROBE CARD-TO-DUT BOARD PIN ASSIGNMENT

Signal Name	Probe No.	Card-edge Connector	DUT Board Pin No.
VDD GND	1	17	46s/44F GND
A4 GND	2	19	5 GND
A5 GND	3	21	4 GND
A6 GND	4	23	3 GND
A 7 GND	5	25	1 GND
A8 GND	6	27	20 GND
/RST GND	7	29	119 GND
/CS GND	8	31	15 GND
CLK/WE GND	9	33	9 GND
CT2 GND	10	35	10 GND
CT1 GND	11	37	24 GND
CTO GND	12	39	26 GND
A3 GND	13	41	2 GND
A2 GND	14	43	8 GND
A I GND	15	45	7 GND
Town	DATE	SIZE FSCM NO	DRAWING NO

TEXAS
INSTRUMENTS

Option, Texas

SIZE FSCM NO 96214 SCALE

2437688

SHEET

C ~3

T: 26493


NSTRÚ	AS IMENTS ISSUE DATE		SCALE	SHEET 3	
V TEX	KAS	DATE	SIZE FSCM NO D	2437688	RE
	DQ4 GND	33	77	31/32 GND	
	DQ5 GND	32	75	33/34 GND	
	DQ6 GND	31	73	35/36 GND	
	GND			GND	
	GND DQ7	30	71	GND 37/38	
	DQ8/P	29	69	39/40	
	DQ3 GND	27	67	29/30 GND	
	DQ2 GND	26	65	27/28 GND	
	DQ 1 GND	25	63	13/14 GND	
	DQ0 GND	24	61	11/12 GND	
	A12 GND	23	59	19 GND	
	A I I GND	22	57	18 GND	
	GND			GND	
	GND VCC	21	55	GND 43	
	VSS	20	53	56/57	
	VSS GND	18	51	56/57 GND	
	A 0 GND	17	49	6 GND	
	/PV GND	16	47	50 GND	
	Name	No.	Connector	Pin No.	
	Signal	Probe	Card-edge	DUT Board	
G NO	2437688 s	н 3			

\* 2649 I

DWG NO	2437688 s	<sub>H</sub> 4	₩	
	Signal Name	Probe No.	Card-edge Connector	DUT Board Pin No.
	A 1 0 GND	34	79	17 GND
	A9 GND	35	81	16 GND
	VDD GND	36	83	46s/44f GND

SIZE FSCM NO 96214 TEXAS
INSTRUMENTS ISSUE DATE DWN DRAWING NO DATE 2437688 SHEET 4

C – 5



DWG NO 2437689 SH 2

LABCOM

## SRAM - X4 CHIP PROBE CARD-TO-DUT BOARD PIN ASSIGNMENT

Sig Nam	nal Pi e No		rd-edge DU1 nnector Pir	Board No.
VDD	,	3 N 28 RR	17 83	44 46
A4	2	23	19	5
<b>A</b> 5	2	<u>7</u>	21	4
A6	2	22	23	3
<b>A</b> 7	ä	21	25	1
A8	>	<	27	20
/RS	T F	•	29	119
/CS		ect Circuit edge pin 6	31	15
CLK	/WE 1	2	33	9
CT2	7	Г	35	10
CT1	1	6	37	24
СТО	1	17	39	26
А3	A	<b>AA</b>	41	2
A2	E	ВВ	43	8
A 1	2	?5	45	7
/PV	1 F	5 4 R 3	47	50
<b>A</b> 0	C	cc	49	6

TEXAS	OWN	DATE	SIZE	96214	DRAWING NO	2437689	REV
INSTRUMENTS	ISSUE DATE		SCALE			SHEET 2	

C - 7

WG NO	2437689 sн 3				
	Signal Name	Probe No.	Card-edge Connector	DUT Board Pin No.	
	vss	4 6 11 5 24 26 30 LL	51 53	56 57	
	VCC	B 7 9 U Y 27 29 35	55	43	
	All	18	57	18	
	A12	V	59	19	
	DQU/DQ9	31 A	61	11/12	
	DQ1/DQ10	KK I	63	13/14	
	DQ2/DQ11	32 2	65	27/28	
	DQ3/DQ12	33 C	67	29/30	
	DQ8/P/DQ17/P	36 F	69	39/40	
	DQ7/DQ16	<del>р</del> р 5	71	37/38	
	DQ6/DQ15	NN E	73	35/36	
	DQ5/DQ14	3 <b>4</b> D	75	33/34	
	DQ4/DQ13	MM 3	77	31/32	
—————————————————————————————————————	OWN	DATE		WING NO	Ţ <sup>6</sup>
Y IEX ISTRU	AS MENTS ISSUE DATE	<del> </del>	A 96214	2437689   SHEET   3	L

SHEET 3 C – 8

DWG NO 2437689 SH 4


Signal Name	Probe No.	Card-edge Connector	DUT Board Pin No.
A10	19	79	17
<b>A</b> 9	20	81	16
X4 Sel	ect Circuit Wiring		
VCC (+	5) From Card-⊖dge Connector Pin 55	2	
VSS (GI	ROUND) From Card-edge Connector Pin 51/53	4	
CS/	From Card-edge Connector Pin 31	6	
CS1/	N	8	N/A
CS2/	M	10	N/A
CS3/	10	12	N/A
CS4/	L	14	N/A
NOTE: (	Jse shielded cable for all	CS/ lines.	

TEXAS	DWN	DATE	Size	9621	4 DRAWING NO	2437689	REV
INSTRUMENTS	ISSUE DATE		SCALE		· · · · · · · · · · · · · · · · · · ·	SHEET 4	

C - 9

## LABCOM SOCKET ON DUT BOARD ASSEMBLY

SOCKET: 3M/TEXTOOL 2XX-6583 ---



DEVICE UNDER TEST (DUT) BOARD: - 3
ESH INC. DC180GRID REV B

T.	DWN	DATE	SIZE	962	DRAWING NO	<sub>1</sub> 9()	 RE∨
TEXAS INSTRUMENTS	TSOE DATE		SCALE			SHEET ]	

2437690 DWG NO

LABCOM

## SRAM - X4 PACKAGE/SOCKET-TO-DUT BOARD PIN ASSIGNMENT

Signal Name	Package/Socket Pin <b>No.</b>	BUT Board Pin No.
VSS	9	56
	41	56 57
	58	
	90	
	107	
	139	
	156	
	188	
vcc	17	43
	33	
	66	
	82	
	115	
	131	
	164	
	180	
VDD	25	44
	74	46
	123	
	172	
DQ0/DQ9	3	11
	29	12
DQ1/DQ10	5	13
	31	14
DQ2/DQ11	7	27
	34	28
DQ3/DQ12	10	29
	36	30
DQ4/DQ13	12	31
	38	32
DQ5/DQ14	14	33
	40	34
DQ6/DQ15	16	35
	43	36


TEXAS INSTRUMENTS	DWN	DATE	Size A	962	14	DRAWING NO	7690	REV
INSTRUMENTS	ISSUE DATE		SCALE				SHEET 2	
7 2049 (							C-11	

Signal Name	Package/Socket Pin No.	DUT Board Pin No.
DQ7/DQ16	19 45	37 38
DQ8/P/DQ17/P	21 <b>4</b> 7	39 40
/CS	N/A (To ch	15 nip select circuit)
/CS <b>4</b>	85 (From chip select circuit)	N/A
/CS3	87 (From chip select circuit)	N/A
/CS2	89 (From chip select circuit)	N/A
/CS1	92 (From chip select circuit)	N/A
CLK/WE	94	9
/RST		47 or 119
/PV4	102	50
/PV3	104	50
/PV2	106	50
/PV1	109	50
CT2	111	10
CTI	113	24
СТО	116	26
A12	118	19
A11	120	18
A10	122	17
A9	125	16
EXAS RUMENTS ISSUE DATE	A 96214	2437690

C-12

sн 4 2437690 DWG NO Signal Name Package/Socket Pin No. DUT Board Pin No. **8**A 127 20 Α7 129 l **A6** 132 3 Α5 134 **A4** 136 5 А3 138 2 **A**2 141 8 Αl 143 7 A0 145 6

TEXAS INSTRUMENTS	DWN DATE		SIZE FSCM NO A 96214		2437690	REV
	ISSUE DATE	SSUE DATE SC		:	SHEET 4	
1 /6491				1	C-13	



	DM - VMC	
X4 SRAM PACKA	GE PIN ASSIGNMENT	
Signal Name	Package Pin No.	
VSS               	9 41 58 90 107 139 156 188	
vcc	17 33 66 82 115 131	
vcc vpd	180 25	
VDD	7 <b>4</b> 123 172	
DQ0	3	
DQ1	5	
DQ2	7	
DQ3	10	
DQ4	12	
DQ5	14	
DQ6	16	
DQ7	19	
DQ8/P	21	
TEXAS IRUMENTS ISSUE DATE	SIZE FSCM NO 96214	DRAWING NO 2437707

<sub>sн</sub> 2 2437707 DWG NO Package Pin No. Signal Name 29 DQ9 31 DQ10 34 DQ11 DQ12 36 38 DQ13 40 DQ14 DQ15 43 45 DQ16 47 DQ17 85 /CS4 87 /C53 /CS2 89 92 /CS1 94 CLK/WE 96 /RST 102 /PV4 /PV3 104 /PV2 106 109 /PV1 CT2 111 CTI 113 CT0 116

TEXAS INSTRUMENTS	DWN DATE		SIZE	SIZE FSCM NO 96214		DRAWING NO 2437707		REV
INSTRUMENTS	ISSUE DATE		SCALE				SHEET 2	

\* 2649 1

DWG NO 2437707 <sub>sн</sub> 3 Signal Name Package Pin No. A12 118 All 120 A10 122 Α9 125 Α8 127 Α7 129 Α6 132 Α5 134 A4 136 А3 138 Α2 141 ΑI 143 Α0 145

TEXAS INSTRUMENTS	DWN DATE		SIZE	FSCM NO 96214		DRAWING NO 2437707		REV
	ISSUÉ DATE		SCALE				SHEET	3

1 26491

APPENDIX D
PROCESSING EQUIPMENT PHOTOGRAPHS

<u>Page</u>	TI Photo Number	<u>Description</u>
D-2	1009-52	Magnatron MRC903 Sputter System
D-2	1009-47	Verco Probe & Tencor Alpha Profilometer
D-3	1009-53	Zicon Series 10000 Autocoater
D-3	1009-50	Cannon PLA501F Printer
D-4	1009-49	Infrared Scope & IMI Bump Plater
D-4	1009-55	Microscience Plasmalab Reactor
D-5	1009-51	Microautomation Dicing Saw
D-5	1009-42	IMI 1207 Bonder
D-6	1009-48	Dage Microtester 22 Bond Tester
D-6	1009-44	IMI Lead Forming Tool and Tape
D - 7	0099-24	Firing Furnaces
D-7	()99-35	K&S Bonders
D-8	181-334	Screen Printer
D-8	0099-31	Laser Scribe




Figure D-1. Magnatron MRC903 sputter system.




Figure D-2. Verco probe and Tencor Alpha profilometer.




Figure D-3. Zicon Series 10000 mtocoater.




Figure D-4. Cannon PLA 501F printer.




Figure D-5. Infrared scope and IMI bump plater.



Figure D-6. Microscience Plasmalab reactor.




Figure D-7. Microautomation dicing saw.



Figure D-8. IMT 1207 bonder.




Figure D-9. Dage Microtester // bond tester.



Figure D-10. IMI lead forping tool and type.



Figure D-11. Firing furnaces.



Figure D-12. K&S bonders.




Figure 11-15. Screen printers.




Figure Johnson Control

APPENDIX E


TEXAS INSTRUMENTS THICK FILM INTERCONNECT

<u>Page</u>	Layer Number	<u>Description</u>
E-2	1	Bond Pads and Vcc Planes
E-3	2	Delectric
E-4	3	Vdd Plane
E-5	4	Dielectric
E-6	5	Vss Plane
E - 7	6	Dielectric
E - 8	7	Metal Interconnect
E-9	8	Dielectric
E-10	9	Metal Interconnect
E-11	10	Dielectric
E-12	11	Vss Plane
E-13	12	Dielectric
E-14	13	Metal Interconnect
E-15	14A	Dielectric
E-16	14B	Dielectric
E-17	15	Pads




BOND FAD LAYER 1 VCC PLANE 2


20X




DIELECTRIC LAYER 2




VDD PLANE LAYER 3




DIELECTRIC LAYER 4




VSS PLANE LAYER 5




DIELECTRIC LAYER 6




METAL LAYER 7




DIELECTRIC LAYER 8




METAL LAYER 9




DIELECTRIC LAYER 10




VSS PLANE LAYER 11




DIELECTRIC LAYER 12




METAL LAYER 13



DIELECTRIC LAYER 14A



DIELECTRIC LAYER 14B




PADS LAYER 15

# APPENDIX F

# DETAILED TEST PROCEDURES

This section of the report contains detailed testing procedures used in evaluating the multichip module. Procedures include TAB tape testing, substrate testing, module testing, and RF analysis. All electrical testing was performed on either a Sentry 21, HP8510 Automatic Network Analyzer, or benchtop equipment.

<u>Page</u>	<u>Drawing Number</u>	<u>Document</u>
F-2 - F-5	2437692	Single-chip TAB Test
F-6 - F-9	2437693	X4 Interconnect Module Test
F-10 - F-13	2437694	X4 SRAM Package Test
F-14 - F-18	2437695	Signal Line Test and Modeling Procedure
F-19 - F-24	2437697	Cold Start Power-on Procedure
F-25 - F-30	2437698	Voltage Drop Test Procedure
F-31 - F-36	2437699	Infrared Analysis Procedure
F-37 - F-42	2437700	Maximum Current Delivery Test Procedure



## EQUIPMENT

- SENTRY 21 TEST SYSTEM
- MODIFIED ELECTROGLAS MODEL 1034X PROBE STATION

# DETAILED TESTS

- Place the DBUP tape for SRAM probe on the tape drive of the Sentry 21.
   Reset the system. Type in a "2" for the tape function and press
   (RETURN). The system will start to copy the tape onto the disk. This
   will take about ten minutes.
- Place the performance board in the Sentry test head. Make sure that the pins line up. Pin l is at the bottom of the tester. It is marked on the tester and the performance board.

Note: It is easier to connect the four cables to the performance board before it is placed in the test head.

- 3. Turn the probe station power on. Place the controls in the manual mode. Place the TAB probe card into the probe card holder. Connect the DUT board to the performance board.
- 4. Place the TAB tape onto the chuck. Move the tape under the probes and align the probes with the test points. Use the z-axis and theta adjustments for fine adjust.
- 5. Once the magnetic tape has been loaded into the system the screen will read:

# READY

Enter JOB TEST (PETURN)
Enter DIRECT (RETURN)
Enter time (RETURN)
Enter date (RETURN)
Enter STAT3 (RETURN)
Enter LOAD 'SRAM,H' STAT3 KEEP (RETURN)
Enter MANU (RETURN)
(RETURN)

5.1 The screen will prompt you with :

TYPE IN PID 'T' AT THE END OF TEST SNI

Enter (RETURN)

TEXAS	DWN	DATE	SIZE	962	2437692			REV
INSTRUMENTS	ISSUE DATE		SCALE			SHEET	2	

TI 26493

2437692

5.2 The system will prompt you with:

PRESS AUTO BUTTON ON OPTION D AND HIT RETURN

<RETURN>

- The system will prompt you with the following questions:
- 6.1 DOES THIS TEST HEAD HAVE A CLOCK CARD AT PIN 47?

Enter N <RETURN>

6.2 ENTER NOMINAL VDD VALUES :

Enter 3.3 <RETURN>

6.3 ENTER VBB :

Enter -0.5 (RETURN)

6.4 ENTER LOT NO :

Enter 6017 (RETURN)

6.5 ENTER SLICE NO :

Enter 12 <RETURN>

6.6 ENTER FIRST DEVICE S/N :

Enter 1 <RETURN>

6.7 ENTER DEVICE TEMPERATURE :

Enter 25 <RETURN>

6.8 ARE THE OUTPUT LOADS TO BE USED? (Y OR N)

Enter Y <RETURN>

6.9 CHOOSE THE PPM PATTERN DESIRED (0-9)

Enter 7 <RETURN>

Enter POD DOF '601712' <RETURN> <RETURN>

INICATOLIA ICNITO GOVE NAVE	<u> </u>
NSTRUMENTS ISSUE DATE SCALE SHEET 3	

T: 26493

7. The SRAM test will begin and will take approximately 1.5 minutes.

When testing is complete, place a new device for test under the probes and align.

Enter PID 'T' (RETURN)

Testing will continue.

8. The system will always generate the error :

OPEN PIN 56 OPEN PIN 57

Disregard this message.

9. When the test is completed, the system will display :

PID

Enter POD

10. To make a printout of the results :

Enter COPY '601712' LP

To copy to a magnetic tape :

Enter COPY '601712' MTR1

 Upon completion of testing, place the DBUP tape back on the system tape drive.


Enter DBUP VERIFY (RETURN)

This procedure will take approximately  $15\ \mathrm{minutes}$ . Put the tape back where you found it.

TEXAS	DWN	DATE	SIZE	962	14	2437692			AEV
INSTRUMENTS	ISSUE DATE		SCALE		_		SHEET	4	

F-5

T- 2649 1



## EQUIPMENT

- SENTRY 21 TEST SYSTEM
- MODIFIED ELECTROGLAS MODEL 1034X PROBE STATION

## **DETAILED TESTS**

- Place the DBUP tape for SRAM probe on the tape drive of the Sentry 21.
   Reset the system. Type in a "2" for the tape function and press (RETURN). The system will start to copy the tape onto the disk. This will take about ten minutes.
- Place the performance board in the Sentry test head. Make sure that the pins line up. Pin l is at the bottom of the tester. It is marked on the tester and the performance board.

Note: It is easier to connect the four cables to the performance board before it is placed in the test head.

- 3. Turn the probe station power on. Place the controls in the manual mode. Place the X4 INTERCONNECT MODULE probe card into the probe card holder. Connect the DUT board to the performance board.
- 4. Place the MODULE onto the chuck. Move the tape under the probes and align the probes with the test points. Use the z-axis and theta adjustments for fine adjust.
- 5. Once the magnetic tape has been loaded into the system the screen will read:

# READY

Enter JOB TEST <RETURN>
Enter DIRECT <RETURN>
Enter time <RETURN>
Enter date <RETURN>
Enter STAT3 <RETURN>
Enter LOAD 'SRAM,H' STAT3 KEEP <RETURN>
Enter MANU <RETURN>
(RETURN)

5.1 Using the SRAM selector switch, choose the first SRAM.

The screen will prompt you with :

TYPE IN PID 'T' AT THE END OF TEST SNI

Enter (RETURN)

TEXAS	DWN	DATE	SIZE	9 6 2	14	2437693			REV
INSTRUMENTS	ISSUE DATE		SCALE				SHEET	2	

F - 7

T: 26493

DWG NO 2437693

- Lu

5.2 The system will prompt you with:

PRESS AUTO BUTTON ON OPTION D AND HIT RETURN

Enter (RETURN)

- 6 The system will prompt you with the following questions:
- 6.1 DOES THIS TEST HEAD HAVE A CLOCK CARD AT PIN 47?

Enter N <RETURN>

6.2 ENTER NOMINAL VDD VALUES:

Enter 3.3 (RETURN)

6.3 ENTER VBB:

Enter -0.5 (RETURN)

6.4 ENTER LOT NO :

Enter 6017 <RETURN>

6.5 ENTER SLICE NO :

Enter 12 <RETURN>

6.6 ENTER FIRST DEVICE S/N:

Enter 1 <RETURN>

6.7 ENTER DEVICE TEMPERATURE :

Enter 25 (RETURN)

6.8 ARE THE OUTPUT LOADS TO BE USED? (Y OR N)

Enter Y <RETURN>

6.9 CHOOSE THE PPM PATTERN DESIRED (0-9)

Enter 7 <RETURN>

Enter POD DOF '601712' <RETURN> <RETURN>

TEXAS	DWN	OATE	Size	962	14	2437693			REV
INSTRUMENTS	ISSUE DATE		SCALE				SHEET	3	

F - 8

7: 2549

The SRAM test will begin and will take approximately 1.5 minutes.

When testing is complete, change the SRAM selector switch to the next position. Repeat until all four SRAMs are tested.

Enter PID 'T' <RETURN>

Testing will continue.

8. The system will always generate the error :

OPEN PIN 56 OPEN PIN 57

Disregard this message.

9. When the test is completed, the system will display :

PID

Enter POD

10. To make a printout of the results :

Enter COPY '601712' LP

To copy to a magnetic tape :

Enter COPY '601712' MTR1


11. Upon completion of testing, place the DBUP tape back on the system tape drive.

Enter DBUP VERIFY (RETURN)

This procedure will take approximately 15 minutes. Put the tape back where you found it.

TEXAS	OWN	DATE		9621	14	2437693		REV
INSTRUMENTS	ISSUE DATE		SCALE				SHEET 4	
			7				F - 9	

1 2549 )



## EQUIPMENT

- SENTRY 21 TEST SYSTEM

# **DETAILED TESTS**

- Place the DBUP tape for SRAM probe on the tape drive of the Sentry 21.
   Reset the system. Type in a "2" for the tape function and press (RETURN). The system will start to copy the tape onto the disk. This will take about ten minutes.
- Place the performance board in the Sentry test head. Make suce that the pins line up. Pin l is at the bottom of the tester. It is marked on the tester and the performance board.

Note: It is easier to connect the four cables to the performance board before it is placed in the test head.

- 3. Connect the DUT board to the performance board.
- 4. Place the PACKAGE into the test socket.
- 5. Once the magnetic tape has been loaded into the system the screen will read:

#### READY

Enter JOB TEST <RETURN>
Enter DIRECT <RETURN>
Enter time <RETURN>
Enter date <RETURN>
Enter STAT3 <RETURN>
Enter LOAD 'SRAM,H' STAT3 KEEP <RETURN>
Enter MANU <RETURN>
(RETURN)

5.1 Using the SRAM selector switch, choose the first SRAM.

The screen will prompt you with :

TYPE IN PID 'T' AT THE END OF TEST SN1

Enter (RETURN)

TEXAS INSTRUMENTS	DWN	DATE		962	14	2437694			REV
Dallas, Texas	ISSUE DATE		SCALE				SHEET	2	

T1 26493

DWG NO 2437694

SH

5.2 The system will prompt you with :

PRESS AUTO BUTTON ON OPTION D AND HIT RETURN

Enter

<RETURN>

- 6 The system will prompt you with the following questions:
- 6.1 DOES THIS TEST HEAD HAVE A CLOCK CARD AT PIN 47?

Enter N <RETURN>

6.2 ENTER NOMINAL VDD VALUES:

Enter 3.3 (RETURN)

6.3 ENTER VBB :

Enter -0.5 (RETURN)

6.4 ENTER LOT NO :

Enter 6017 <RETURN>

6.5 ENTER SLICE NO :

Enter 12 <RETURN>

6.6 ENTER FIRST DEVICE S/N:

Enter 1 <RETURN>

6.7 ENTER DEVICE TEMPERATURE :

Enter 25 <RETURN>

6.8 ARE THE OUTPUT LOADS TO BE USED? (Y OR N)

Enter Y <RETURN>

6.9 CHOOSE THE PPM PATTERN DESIRED (0-9)

Enter 7 <RETURN>

Enter POD DOF '601712' <RETURN> <RETURN>

Bio	DWN	DATE	SIZE	FSCM NO		DRAWING NO			REV
TEXAS			A	962	14	2437694			ĺ
INSTRUMENTS	ISSUE DATE		SCALE				SHEET	3	

F-12

T: 26493

7. The SRAM test will begin and will take approximately 1.5 minutes.

When testing is complete, change the SRAM selector switch to the next position. Repeat until all four SRAMs are tested.

Enter PID 'T' (RETURN)

Testing will continue.

8. The system will always generate the error :

OPEN PIN 56 OPEN PIN 57

Disregard this message.

9. When the test is completed, the system will display:

PID

Enter POD

10. To make a printout of the results :

Enter COPY '601712' LP

To copy to a magnetic tape :

Enter COPY '601712' MTR1


 Upon completion of testing, place the DBUP tape back on the system tape drive.

Enter DBUP VERIFY (KETURN)

This procedure will take approximately  $15\ \mathrm{minutes}$ . Put the tape back where you found it.

TEXAS	DWN	DATE	SiZE A	96214	2437694		REV
INSTRUMENTS	ISSUE DATE		SCALE			SHEET 4	

7 - 26493



DWG NO 2437695 SH 2

# TABLE OF CONTENTS

Paragraph No.	Title	Sheet	No.
I	SIGNAL LINE - RESISTANCE MEASUREMENTS	2	
II	TOUCHSTONE - DISTRIBUTED ELEMENT - MODEL	2	
III	TEST FIXTURE FABRICATION	3	
vı	(100 MHz) CLOCK SIGNAL AND RISE TIME SENSITIVITY TEST	3	
v	HP8510 AUTOMATIC NETWORK ANALYZER MEASUREMENTS	4	
VI	THE R-L-C LABCOM PACKAGE CHARACTERIZATION - MODEL	4	
VII	SUMMARY AND CONCLUSIONS	4	

TEXAS	DWN	DATE	SIZE	962	14	2437695			REV
INSTRUMENTS	ISSUE DATE		SCALE				SHEET	2	

f i 2649 )

#### I. SIGNAL LINE - RESISTANCE MEASUREMENT

- A. This test will measure the resistance between the outside package lead to the inside pad of a given signal line.
  - 1. The 196-lead package has 22 unique signal lines that differ in line length due to the fan-out effect required to distribute the signal line through the package wall to the outside package lead.
  - Although the resistance will be small, there will be a measurable difference in the resistance of signal lines of different length. Resistance measurements will be a check for metalization problems or other gross problems which may exist inside the package wall.
  - The 308-lead package has 35 unique signal lines each having a measurable difference in resistance.
- B. The resistance measurements will require an ohmmeter with fine-tip probes or a probe station.
  - 1. The resulting data will be graphs and tables of lead resistance versus location in the package or versus lead length.

## II. TOUCHSTONE - DISTRIBUTED ELEMENT - MODEL

- A. The TOUCHSTONE distributed element model is a computer model that exhibits electrical characteristics similar to those of the actual LABCOM package.
  - Distributed element means the computer will model the package by interconnecting microstrip, stripline, ribbons, and other "distributed" elements instead of using R, L, and C discrete elements.
  - Based on actual package metalization and dielectric construction, a model will be generated that describes the package in terms of an interconnection of TOUCHSTONE-distributed element commands.
- B. The TOUCHSTONE modeling requires an HP9836 computer with sufficient memory and -- of course the TOUCHSTONE software.
  - The TOUCHSTONE model will result in a graph and/or table of full 2-port S-parameters versus frequency. Sll is return loss (fwd), S2l is transmission loss (fwd), S12 is transmission loss (rvrs), S22 is return loss (rvrs). Each parameter will be plotted in dB versus frequency.

TEXAS	DWN			962	14	2437695		REV
INSTRUMENTS	ISSUE DATE		SCALE				SHEET 3	

#### III. TEST FIXTURE FABRICATION

- A. The test fixture must be compatible with the HP8510 network analyzer which will be used to perform most of the tests. The test fixture will allow actual measurements to be made of the 196- and 308-lead LABCOM package signal lines.
  - 1. The test fixture will consist of 50 ohm transmission line connected to the package outside leads and will serve as a means of injecting test signals into the package. Inside each package under test there will be 50 ohm transmission lines epoxied to the package base, one end of which will be bonded to a signal line pad on the inside bond pad shelf of the package, and the other end bonded to the corresponding pad on the opposite side of the package. The inner 50 ohm transmission line will serve to pass the test signals from the HP8510 network analyzer and/or other test equipment completely through the package - this will allow measurement of the transmission characteristics of the package.
  - 2. Transmission lines will also be mounted in such a way that the adjacent lead coupling can be measured.

# IV. (100 MHz) CLOCK SIGNAL AND RISE TIME SENSITIVITY TEST.

- A. Measure the distortion of a typical 100 MHz clock signal that is caused by the package signal line network.
  - 1. Apply a 100 MHz clock signal into a 0 degree power splitter. Connect one clock signal line directly to an oscilloscope input amplifier. Connect the other clock signal line to the package and connect the signal line after passing through the package to another input channel of the oscilloscope. Use the trigger output of the clock signal generator to trigger the oscilloscope. The display on the oscilloscope will display two traces, one trace will be the undistorted clock signal and the other display will be the resulting signal after passing through the package. A direct comparison of the distortion caused by the package can be made.
  - 2. The frequency of the clock signal can be varied to determine any sensitivity the package may have to frequency. The rise time can also be adjusted to measure the sensitivity of the package to rise time.
- B. The clock signal tests will require a time synthesizer or equivalent signal generator (capable of generating rise times below 1 nanosecond), a 1 GHz oscilloscope, a power splitter, and the test fixture.
  - 1. The results will be photographs of clock signals with and without the effects of the package signal lines and will demonstrate any distortion/differences caused by the package.

TEXAS	DWN DATE		SIZE	96214	2437695		REV
INSTRUMENTS	ISSUE DATE		SCALE			SHEET 4	

F - 17

1-26493

#### V. HP8510 AUTOMATIC NETWORK ANALYZER MEASUREMENTS

- A. Measure the full 2-port S-parameters of the package signal lines using the HP8510 ANA. The data will include: Sll - Return loss (fwd), S21 - Transmission loss (fwd), S12 - Transmission loss (rev), S22 -Return loss (rev).
  - 1. Custom software will be used to control the HP8510 to obtain the error-corrected data. The software will allow the test operator to calibrate the ANA over any contiguous frequency range between 45 MHz and 26.8 GHz.
  - 2. The ANA data will define a full 2-port characterization of the signal lines for the 196-lead and the 308-lead packages. The data will be compared with the TOUCHSTONE model data. The model will be adjusted (if necessary) to agree with the measured data. The measured and modeled data will be compared for each of the unique signal line cases that result from metalization and dielectric construction inside the packages.
- B. The ANA measurements will require an HP8510 ANA, a series  $200\ \text{or}\ 300$ HP computer, control software and support hardware such as: printer, test cables, connectors, test fixture, etc. The test fixture, as described in paragraph III, will use SMA type connectors to interface with the HP8510 ANA test cables.
  - 1. The results of the ANA test will provide actual package measurement data in the form of tables and graphs. The TOUCHSTONE model will be improved by requiring that it agree with the measured data.

#### VI. THE R-L-C LABCOM PACKAGE CHARACTERIZATION - MODEL

# A. Model transformation

1. The distributed element model as described in paragraph II will be converted to an equivalent R L-C model on TOUCHSTONE. The final "distributed" element values as determined by optimizing the model to the measured data will be converted to R-L-C values. The resulting R-L-C network will be optimized as required to agree with the measured data.

## VII. SUMMARY AND CONCLUSIONS

- A. A final report will be generated to summarize the model, measurements and data.
  - 1. The report will include graphs, tables, photos, etc. that represent the measured and modeled data. Final conclusions will be made that will summarize the overall performance of the package.

TEXAS	DWN	DATE		962	2437695			REV
NSTRUMENTS	ISSUE DATE		SCALE			SHEET	5	

F - 18

7 25491

		CATIO	<u> </u>								RE	VI:	SIO	NS							_
NEXT A	SSY	US	SED ON	1	RE	z T			DES	CRIPT						DATE		T .	PPR	OVE	_
		<del>-</del>			╁╴															OVE	
		<del></del>		**	4																
		<del></del>			4																
					4																
		<del> </del>			-																
					لـ																
			LABCO	11-V.N	ic i	96-P	IN PA	CEAC	GE CI	IARA(	TER	13A	HON	TEST	ſ						
							POWE														
										,, ,,		.17. 11.1	•								
·v		·		1								Ţ <b>1</b>									
<del></del>																					
1EET	s	REV																			
EV STATU	S	REV SmEET																			
STATU SHEETS	s	SHEET		Di	ATE						T										
STATU SHEETS UNLES	S PECIFIED	SHEET		Di	ATE						T	EXA	SIN	NST	RUI	ME	NTS	S			
SHEETS  UNLES OTHERWISE SIMENSIONS A	S PECIFIED	SMEET DWN CHK		Di	ATE				,		T	EXA	SIL	NST BRPOM	RUI	ME	NTS	5			
UNLES OTHERWISE S IMENSIONS A IN INCHES OGLERANCES OGLES OGLES OGLES OGLES THE TOTAL	IS PECIFIED ARE	SMEET DWN CMK		Di	ATE					<u> </u>				elles, Ti	e x as		NTS	5			
STATU SHEETS UNLES OTHERWISE S IMMENSIONS A IN INCHES OLERANCES NGLES 11' PLACE DECII	SPECIFIED ARE MALS t 0	SHEET DWN CHK ENGR		Di						COM-V	MC	196-		PACE	CAGE						
STATU SHEETS UNLES OTHERWISE S IMMENSIONS A IN INCHES OLERANCES NGLES 11' PLACE DECII	SS SPECIFIED ARE MALS ± 0 MALS ± 1 AL INFO	SHEET DWN CHK ENGR		64	ATE					<u> </u>	MC	196-		PACE	CAGE						
V STATU SHEETS  OTHERWISE S IN INCHES OLERANCES PLACE DECIP PLACE DECIP	SS SPECIFIED ARE MALS ± 0 MALS ± 1 AL INFO	SHEET DWN CHK ENGR 0100 APVD 022 QA CONTR		Di					COL:	COM-V	MC ART	196- POWI		PACE	CAGE						
OTHERWISE S IMENSIONS A IN INCHES OLERANCES INGLES ±1° PLACE DECIF PLACE DECIF ARENTHETIC.	SS SPECIFIED ARE MALS ± 0 MALS ± 1 AL INFO	SHEET DWN CHK ENGR		0.00			Siz		COL:	COM-V	MC ART	196- POWI	-PIN ER-UI	PACE PACE	CAGE	ROC	EDUI				

 $\dashv$ 

	TABLE OF CONTENTS	
Paragraph No.	Title	Sheet No.
1.	TABLE OF TESTS	2
2.	LIST OF TEST EQUIPMENT	3
3.	TEST PROCEDURES	3
4.	DETAILED TESTS	3
5.	FIGURES	4
	E OF TESTS	
Name		Paragraph No.
Documentation		3.1
	ision Letter Requirements	3.2
Visual Inspec		3.3
Setup		4.
Primary Power	Plane	4.1
Secondary Power		4.3
Tertiary Power		4.4

TEXAS	DWN DATE		SIZE	96214	2437697		REV
INSTRUMENTS	ISSUE DATE		SCALE			SHEET 2	

1 26491

2.	LIST	ΟF	TEST	EQUIPMENT

2.1 Verify that the test equipment is currently certified per Texas Instruments Quality System Procedure 6-2-0. (Stamp).

2.2	Equipment	Manufacturer	Part No. (or Model No. Etc)
	Function Generator	Hewlett-Packard	3314A
	Oscilloscope	Tektronix	2465

# TEST PROCEDURES

- 3.1 Data will be taken in the form of oscilloscope photographs; a data sheet will not be necessary.
- 3.2 Observe the latest revision letter to this procedure at the time of the test. (Record).
- 3.3 Visual Inspection
- 3.3.1 Inspect the unit under test to assure that it is not damaged.
- 4. DETAILED TESTS
- 4.1 Setup
- 4.1.1 For this test, use an unaltered package (Figure 1).
- 4.1.2 With the function generator turned off, solder the positive lead from the function generator to the primary power plane pins (25, 74, 123, 172) and the return lead to the ground pins (9, 41, 58, 90, 107, 139, 156, 188). See Figure 2.
- 4.2 Primary Power Plane
- 4.2.1 With the oscilloscope, probe a point on the primary power plane relative to the ground plane.
- 4.2.2 Pulse the power plane with the function generator. Observe and photograph the power-up wave form.
- 4.2.3 Remove the power leads one at a time, repeating paragraph 4.2.2 after removing each one.

TEXAS	DWN	DATÉ		962	14	2437697			REV
INSTRUMENTS	ISSUE DATE		SCALE				SHEET	3	

F-21

26491

4.3 Secondary Power Plane

4.3.1 Solder the positive lead from the function generator to the secondary power plane pins (17, 66, 115, 164) and repeat paragraph 4.2 for the secondary plane.

4.4 Tertiary Power Plane

Solder the positive lead from the function generator to the tertiary power plane pins (33, 82, 131, 180) and repeat paragraph 4.2 for the tertiary plane.

5. FIGURES

TEXAS
INSTRUMENTS
ISSUE DATE


SIZE FSCM NO
A 96214


DRAWING NO
2437697


SCALE

SHEET
4

. 16441







2437698 DWG NO TABLE OF CONTENTS Paragraph No. Title Sheet No. TABLE OF TESTS 2 l. 2. LIST OF TEST EQUIPMENT 3 3. TEST PROCEDURES 4. DETAILED TESTS FIGURES l. TABLE OF TESTS Name Paragraph No. Documentation Requirements 3.1 Procedure Revision Letter Requirements 3.2 Visual Inspection 3.3 DETAILED TESTS 4. Setup 4.1 Primary Power Plane 4.2 Secondary Power Plane 4.3 Tertiary Power Plane 4.4 Ground Plane 4.5

TEXAS	DWN			96214	2437698			REV
INSTRUMENTS Dalles, Texas	ISSUE DATE		SCAL	•		SHEET	2	

11 26493

2	1 700	0 E	mn c m	EOUIPMENT
۷.	1 1 5 1	111	1 10 10 1	FILL PMFNI

2.1	Verify	that	the	test	equipment	is	currently	certified	per	Texas
	Instrum	ents Q	ualit	y Syst	em Procedur	e 6-	2-0. (Stam)	p).		

2.2	Equipment	Manufacturer	Part No. (or Model No. Etc)
	DC Power Supply	Hewlett-Packard	6033A
	Digital Multimeter	Hewlett-Packard	3478A

Texas Instruments

# TEST PROCEDURES

Switch Network

- 3.1 Data will be recorded in the procedure. Data Sheet is not necessary.
- 3.2 Observe the latest revision letter to this procedure at the time of the tests. (Record).
- 3.3 Visual Inspection
- 3.3.1 Inspect the unit under test to assure that it is not damaged.
- 4. DETAILED TESTS
- 4.1 Setup
- 4.1.1 For this test, use a package that has the power and ground bond pads wired to the floor of the package. (Figure 1).
- 4.1.2 With all switches set to OFF, connect the power and return leads from the switch box to the poles of the power supply.
- 4.1.3 Solder each of the distribution wires of the switch box to the appropriate power and ground pins of the package. (Figure 2).
- 4.1.4 Use a digital multimeter to measure the current flowing in each test.
- 4.2 Primary Power Plane

### CAUTION

Use the current limiting feature of the power supply to prevent damage to the package.

TEXAS	DWN DATE		962	2437698			REV
INSTRUMENTS		SCALE			SHEET	3	


F-27


N/A


T : 2849

- 4.2.1 Using the switch network, connect the primary power plane pins (switches 25, 74, 123, and 172) to POWER and GROUND in various combinations to allow current to flow through the plane.
- 4.2.2 Use the digital multimeter to measure and record the current and voltage drops across the various parts of the plane.
- 4.2.3 Set power pin switches 25, 74, 123, and 172 to POWER and ground pin switches 9, 41, 58, 90, 107, 139, 156, and 188 to GROUND. Measure the current and voltage drops from the end of the power pins to the bond pads and record the data.
- 4.3 Secondary Power Plane
- 4.3.1 Repeat paragraph 4.2 for the secondary power plane using switches 17, 66, 115, and 164.
- 4.4 Tertiary Power Plane
- 4.4.1 Repeat paragraph 4.2 for the tertiary power plane using switches 33, 82, 131, and 180.
- 4.5 Ground Plane
- 4.5.1 Perform paragraphs 4.2.1 and 4.2.2 on the ground plane. Ground plane pins are wired to switches 9, 41, 58, 90, 107, 139, 156, and 188.
- 4.5.2 Set switches 17, 25, 33, 66, 74, 82, 115, 123, 131, 164, 172, and 180 to POWER and switches 9, 41, 58, 90, 107, 139, 156, and 188 to GROUND. Measure and record the current and voltage drops from the end of the ground pins to the bond pad.
- 5. FIGURES

TEXAS	UMENTS ISSUE DATE		96214	2437698		REV
INSTRUMENTS			SCALE			SHEET 4







DWG NO 2437699 SH 2

## TABLE OF CONTENTS

Paragraph No.	Title	Sheet No.
1.	TABLE OF TESTS	2
2.	LIST OF TEST EQUIPMENT	3
3.	TEST PROCEDURES	3
4.	DETAILED TESTS	3
5.	FIGURES	4

# 1. TABLE OF TESTS

Name	Paragraph No.
Documentation Requirements	3.1
Procedure Revision Letter Requirements	3.2
Visual Inspection	3.3
DETAILED TESTS	4.
Setup	4.1
Primary Power Plane	4.2
Secondary Power Plane	4.3
Tertiary Power Plane	4.4
Ground Plane	4.5

TEXAS	DWN	DATE	SIZE	96214	2437699		REV
INSTRUMENTS	ISSUE DATE		SCALE			SHEET 2	

F-32

ı			
ļ	nwa No	2437699	sh 3

	2.	LIST	0F	TEST	EQUIPMENT
--	----	------	----	------	-----------

2.1 Verify that the test equipment is currently certified per Texas Instruments Quality System Procedure 6-2-0. (Stamp).

2.2	Equipment	Manufacturer	Part No. (or Model No. Etc)
	DC Power Supply	Hewlett-Packard	6033A
	Digital Multimeter	Hewlett-Packard	3478A
	_		
	Color Thermograph	UTi	9000
	Switch Network	Texas Instruments	N/A

#### TEST PROCEDURES

- 3.1 Data will be recorded in the procedure. Data Sheet is not necessary.
- 3.2 Observe the latest revision letter to this procedure at the time of the tests. (Record).
- 3.3 Visual Inspection
- 3.3.1 Inspect the unit under test to assure that it is not damaged.
- 4. DETAILED TESTS
- 4.1 Setup
- 4.1.1 For this test, use a package that has the power and ground bor\_pads wired to the floor of the package. (Figure 1). The package will be painted flat black.
- 4.1.2 With all switches set to OFF, connect the power and return leads from the switch box to the poles of the power supply.
- 4.1.3 Solder each of the distribution wires of the switch box to the appropriate power and ground pins of the package. (Figure 2).
- 4.1.4 Use a digital multimeter to measure the current flowing in each test.
- 4.1.5 Place the package in front of the color thermograph sensor and set up the thermograph to analyze hot spots in the package.

TEXAS		DATE	SIZE	962	14	DRAWING NO 2437699		REV
INSTRUMENTS	ISSUE DATE		SCALE				SHEET 3	

F-33

4.2 Primary Power Plane


#### CAUTION!


Use the current limiting feature of the power supply to prevent damage to the package.


- 4.2.1 Using the switch network, connect the primary power plane pins (switches 25, 74, 123, and 172) to POWER and GROUND in various combinations to allow current to flow through the plane.
- 4.2.2 Use the digital multimeter to measure and record the current. Monitor the temperature of the package structures (vias, leads, etc.) and record the temperatures versus the current. Photograph the thermograph display at key current levels.
- 4.2.3 Set power pin switches 25, 74, 123, and 172 to POWER and ground pin switches 9, 41, 58, 90, 107, 139, 156, and 188 to GROUND. Measure the current and temperature of the package structures and photograph the display at key current levels.
- 4.3 Secondary Power Plane
- 4.3.1 Repeat paragraph 4.2 for the secondary power plane using switches 17, 66, 115, and 164.
- 4.4 Tertiary Power Plane
- 4.4.1 Repeat paragraph 4.2 for the tertiary power plane using switches 33, 82, 131, and 180.
- 4.5 Ground Plane
- 4.5.1 Perform paragraphs 4.2.1 and 4.2.2 on the ground plane. Ground plane pins are wired to switches 9, 41, 58, 90, 107, 139, 156, and 188.
- 4.5.2 Set switches 17, 25, 33, 66, 74, 82, 115, 123, 131, 164, 172, and 180 to POWER and switches 9, 41, 58, 90, 107, 139, 156, and 188 to GROUND. Measure and record the current and temperature of the package structures and photograph the display at key current levels.
- 5. FIGURES

TEXAS	DWN	DATE	SIZE	962	14	2437699		REV
INSTRUMENTS Dation Total	ISSUE DATE		SCALE				SHEET 4	

F-34







# TABLE OF CONTENTS

Paragraph No.	Title	Sheet No.
1.	TABLE OF TESTS	2
2.	LIST OF TEST EQUIPMENT	3
3.	TEST PROCEDURES	3
4.	DETAILED TESTS	3
5.	FIGURES	4

l.

# TABLE OF TESTS

Name	Paragraph No.
Documentation Requirements	3.1
Procedure Revision Letter Requirements	3.2
Visual Inspection	3.3
DETAILED TESTS	4.
Setup	4.1
Primary Power Plane	4.2
Secondary Power Plane	4.3
Tertiary Power Plane	4.4
Ground Plane	4.5

TEXAS
INSTRUMENTS ISSUE DATE SIZE FSCM NO 96214 DATE DRAWING NO 2437700 SCALE SHEET

F - 38

l		ļ	l.
DWG NO	2437700	SH 3	ĺ

2.	LIST	0F	TEST	EQUIPMENT

Verify that the test equipment is currently certified per Texas Instruments Quality System Procedure 6-2-0. (Stamp).

2.2	Equipment	Manufacturer	Part No. (or Model No. Etc)	
	DC Power Supply	Hewlett-Packard	6033A	
	Digital Multimeter	Hewlett-Packard	3478A	
	Color Thermograph	UTi	9000	
	Switch Network	Texas Instruments	N/A	

#### TEST PROCEDURES

- 3.1 Data will be recorded in the procedure. Data Sheet is not necessary.
- 3.2 Observe the latest revision letter to this procedure at the time of the tests. (Record).
- 3.3 Visual Inspection
- 3.3.1 Inspect the unit under test to assure that it is not damaged.
- 4. DETAILED TESTS
- 4.1 Setup
- 4.1.1 For this test, use a package that has the power and ground bond pads wired to the floor of the package. (Figure 1). The package will be painted flat black.
- 4.1.2 With all switches set to OFF, connect the power and return leads from the switch box to the poles of the power supply.
- 4.1.3 Solder each of the distribution wires of the switch box to the appropriate power and ground pins of the package. (Figure 2).
- 4.1.4 Use a digital multimeter to measure the current flowing in each test.
- Place the package in front of the color thermograph sensor and set up the thermograph to analyze hot spots in the package.

TEXAS	DWN	DATE	SIZE	962	14	2437700	· · · · · ·		REV
INSTRUMENTS	ISSUE DATE		SCALE				SHEET	3	

T- 26493

F-39

4.2 Primary Power Plane


#### CAUTION!


Use the current limiting feature of the power supply to prevent damage to the package until you are ready to destroy the planes.

- 4.2.1 Using the switch network, connect the primary power plane pins (switches 25, 74, 123, and 172) to POWER and GROUND in various combinations to allow current to flow through the plane.
- 4.2.2 Use the digital multimeter to measure and record the current. Monitor the temperature of the package structures (vias, leads, etc.). Continue to increase the current until the power plane is destroyed. Record the current at which destruction occurs. Photograph the thermograph display at key current levels.
- 4.3 Secondary Power Plane
- 4.3.1 Repeat paragraph 4.2 for the secondary power plane using switches 17, 66, 115, and 164.
- 4.4 Tertiary Power Plane
- 4.4.1 Repeat paragraph 4.2 for the tertiary power plane using switches 33, 82, 131, and 180.
- 4.5 Ground Plane
- 4.5.1 Repeat paragraph 4.2 on the ground plane. Ground plane pins are wired to switches 9, 41, 58, 90, 107, 139, 156, and 188.
- 4.5.2 For the next test, a new package (see paragraph 4.1.1) will be needed.
- 4.5.3 Set switches 17, 25, 33, 66, 74, 82, 115, 123, 131, 164, 172, and 180 to POWER and switches 9, 41, 58, 90, 107, 139, 156, and 188 to GROUND. Measure and record the current and temperature of the package structures and photograph the display at key current levels. Continue to increase the current until some structure of the package is destroyed. Record the current at which destruction occurs.
- 5. FIGURES

TEXAS	DWN	DATE	SIZE	962	14	2437700		REV
INSTRUMENTS	ISSUE DATE		SCALE				SHEET 4	

F-40





## APPENDIX G

# TEST DESIGN DOCUMENT

Page

Description

G-2 - G-18

Test Design Document for Very High Speed Integrated Circuit

```
TITITITIT
IIIIIIIIII
            Digital Equipment Corporation - VAX/VMS Version V4.5
                                                                IIIIIIIIII
IIIIIIIII
            IIIIIIIIII
IIIIIIIII
                                                     EEEEE
                                        RRRR
                                               SSSS
              Μ
                 M
                     CCCC H
                              Н
                                  000
                                              S
                    C
                                 \circ
                                    0
                                        R
                                          R
                                                     E
              MM MM
                           Η
                              Η
                                        R
                                            R
                                              S
                                                     Ε
              M M M
                    C
                           Η
                              Η
                                 0
                                     0
                                     0
                                        RRPR
                                               SSS
                                                     EEEE
                  М
                    C
                           ннннн
              М
                                     0
                                                  S
                                                     Ε
                    C
                                 0
                                        R R
              М
                  M
                           Η
                              Η
                                        R R
                                                  S
                                                     F.
                    C
                                 0
                                     0
              M
                  М
                                                     EEEEE
                                  000
                                        R
                                           R
                                              SSSS
                     CCCC
                          Н
                               Η
                         SSSS
                               RRRR
                                      AAA
                                            Μ
                                               М
                                              MM
                        S
                               R
                                  R
                                         A.
                                            MM
                                  R
                        S
                               R
                                         Α
                                               М
                         SSS
                               RRRR
                                     Α
                                            М
                            S
                               R R
                                     AAAAA
                                           М
                                               Μ
                                         Α
                              R
                                     Α
                        SSSS
                               R
                                  R
                                         Α
                                           Μ
                                               Μ
                                 DDDD
                                                      222
                     TTTTT
                           DDDD
                                               222
                      Т
                           D
                               ח
                                 D
                                     D
                                                  2
                                                         2
                                                  2
                      T
                           D
                                                         2
                               D
                                 D
                                     D
                                                 2
                                                        2
                      Т
                           D
                                 D
                                     D
                               D
                                          ;;
                                                       2
                      Т
                           D
                               D
                                 D
                                     D
                                                2
                                          ;;
```

Т

T

D

DDDD

D D

D

DDDD

File \$2\$DUA12:[MCHORSE.COLT.PROG]SRAM.TDD;22 (733,3,0), last revised on  $29-OC\overline{T}-1987$  17:43, is a 78 block sequential file owned by UIC [G210,MCHORSE]. The records are variable length with implied (CR) carriage control. The longest record is 80 bytes.

2

22222

;

2

22222

Job SRAM (26) queued to PR1 on 21-JAN-1988 08:46 by user MCHORSE, UIC [G210,MCHORSE], under account PROD\_ENG at priority 100, started on printer EXGEFE\$LPA0: on 21-JAN-1988 08:46 from queue PR1.

## TEST DESIGN DOCUMENT

FOR

VERY HIGH SPEED INTEGRATED CIRCUIT (VHSIC)

SLC2189

72K STATIC RAM

#### 1.0 SCOPE

1.1 Identification

This specification describes the detailed design for the computer software programs identified as Colt III Test programs for the VHSIC 72k SRAM device.

1.2 Functional Summary

Each test program shall test the intended device functionally, and verify the DC and AC parametrics defined in the device specification.

#### 2.0 REFERENCED DOCUMENTS

2.1 Government Documents

There are no applicable government documents.

- 2.2 Non-Government Documents
  - 2.2.1 Device Specifications

VHSIC SRAM Beta Test

- 2.2.2 Business Development Quaility Operating Instructions (QOI)
- 2.2.3 Other

9299-3, Rev A Colt III Software Manual

## 3.0 PROGRAM IDENTIFICATION

- 3.1 This specification defines the requirements for the identification of the COLT III AUTOMATIC TEST PROGRAM used as a Final Test on the VHSIC 72k SRAM.
  - 3.1.1 Program Name :F2189.XXX
    - 3.1.1.1 Extension

The extension XXX of program F2189.XXX is defined as the month and day of the latest revision. The months are 1-9 O,N,D (January - September October, November, December)

EX: F2189.623-----last revision June 23 F2189.N17-----last revision November 17

3.1.2 Program Language

COLT Test System programming LANGuage (TSLANG) version 5.0

3.1.3 Operating System

COLT Operating System (COS)

3.1.4 Computer System

8088 Microprocessor control computer

#### 4. PROGRAM STRUCTURE

#### 4.1 Design Structure

#### 4.1.1 Program Description

#### MAIN PROGRAM

PINLIST AND LAYOUT
OUTPUT AND TESTFLOW SETUP

#### TLST GROUPS

```
TEST GROUP 10 --- CONTINUITY
TEST GROUP 20 --- INPUT LEAKAGE
           22 -----LEAKAGE RESET PIN 0 AND 5 VOLTS
TEST GROUP 30 --- PARAMETRIC TESTS
          31 -----POWER UP WITH RESET LO
          32 -----POWER UP WITH RESET HI
          33 -----POWER UP WITH CS LO
          34 -----POWER UP WRITE CYCLE
          35 -----POWER UP READ CYCLE
TEST GROUP 40 --- OUTPUT LEAKAGE
          41 -----VOL AT IOL = - 8 ma
          42 -----VOH AT IOH = 4 ma
TEST GROUP 50 --- NON PIPE CONTROL RAM TESTS
          51 -----PIPE BIT STUCK HIGH TEST
          52 -----CONTROL RAM FUNCTIONAL TEST
TEST GROUP 60 --- NON PIPE MEMORY TESTS
          61 ----- MEMORY FUNCTIONAL TEST
TEST GROUP 70 ---PIPELINE CONTROL RAM TESTS
          71 ----NONPIPE TO PIPE TRANSITION
          72 -----CONTROL RAM FUNCTIONAL TEST
TEST GROUP 80 ---PIPELINE MEMORY TESTS
          81 ---- MEMORY FUNCTIONAL TEST
```

#### SUBROUTINES

```
PART BINNING (LABEL BINPART)

VOLTAGE CONTROL AND TEMPERATURE (LABEL SETVALUES)

PRINT STRINGS (LABEL SAVSTR)

PRINT PARAMETRIC VALUES (LABEL PRIPARA)

PRINT TWO BLANK LINES (LABEL BLKLN)

RELAY CONTROL (LABELS VON & VOFF)

LOAD RELAY CONTROL (LABELS VLOAD-ON & VLOAD-OFF)

MAXIMUM VOLTAGE (LABEL LEVMAX)

MIMIMUM VOLTAGE (LABEL LEVMIN)

NOMINAL VOLTAGE (LABEL LEVNOM)

SUMMARY STATEMENT (LABEL SUMMARY:STATEMENT)

SUMMARY CONTROL (LABEL SUMMARY)
```

```
LOOSE TIMING (LABEL GROSST)

NON PIPE 40 NS ACCESS TIME VALUES (LABEL NPACC40)

NON PIPE 50 NS ACCESS TIME VALUES (LABEL NPACC50)

NON PIPE 60 NS ACCESS TIME VALUES (LABEL NPACC60)

NON PIPE 70 NS ACCESS TIME VALUES (LABEL NPACC70)

PIPELINE 40 NS ACCESS TIME VALUES (LABEL NPACC40)

PIPELINE 50 NS ACCESS TIME VALUES (LABEL NPACC50)

PIPELINE 60 NS ACCESS TIME VALUES (LABEL NPACC50)

PIPELINE 70 NS ACCESS TIME VALUES (LABEL NPACC60)

PIPELINE 70 NS ACCESS TIME VALUES (LABEL NPACC70)

TIMING SETUP VALUES PIPELINE & NON PIPE

(LABEL TIMING:SETUP)

TIMING MODIFICATIONS FOR PIPELINE SETUP & HOLD

(LABEL PL:SETUP:MOD)

PIPELINE WIMELING EDGE DEFINITIONS (LABEL DIE: TREE DEFINITIONS)
```


# PIPELINE TIMEING EDGE DEFINITIONS (LABEL PIPELINE: EDGE) MEMORY TIMING BALUES (LABEL MEMORY: TIMING)

RESET PATTERN (LABEL RESET)
PARAMETRIC PATTERNS (LABEL PARA:PAT)
VOL VOH PATTERNS (LABEL VOLVOH:PAT)
NONPIPE CONTROL RAM PATTERNS (LABEL CNRAM:PAT)
NONPIPE MEMORY PATTERNS (LABEL NPMEM:PAT)
PIPELINE CONTROL RAM PATTERNS (LABEL PCNRAM:PAT)
PIPELINE MEMORY PATTERNS (LABEL PLMEM:PAT)

#### CONTROL RAM ADDRESSING (LABEL CNRAM: ADDR)

```
TIME SET 0 EDGE DEFINITIONS (LABEL TS0)
TIME SET 1 EDGE DEFINITIONS (LABEL TS1)
TIME SET 2 EDGE DEFINITIONS (LABEL TS2)
TIME SET 3 EDGE DEFINITIONS (LABEL TS3)
TIME SET 4 EDGE DEFINITIONS (LABEL TS4)
TIME SET 5 EDGE DEFINITIONS (LABEL TS5)
TIME SET 6 EDGE DEFINITIONS (LABEL TS6)
TIME SET 7 EDGE DEFINITIONS (LABEL TS7)
TIME SET 8 EDGE DEFINITIONS (LABEL TS7)
```

#### 4.1.2. PIN LIST LAYOUT



# 4.2 Constant and Array Definitions

4.2.1 Arrays

PARRY [INDEX, INDEX] = [0-2,0-4] holds parametric values DATAV [INDEX] = [0-8] holds voh-vol values of data pins for min and max testing

## 4.2.2 Constants

4.2.2.1 DC Power Supply Parameters

VLOAD = 5.0 V

# 4.2.2.2 DC Input Test Parameters

VIL = 0.0 V VIH = 4.5 V VOL = 1.5 V VOH = 1.5 V

VREF = 1.5 V

# 4.2.2.3 AC Parameters

# 4.2.2.3.1 Non-Pipeline Control Ram

NPCWEPW	=	18	ns
NPCADDRSUWR	=	10	ns
NPCCSSUWR	=	30	ns
NPCCTSUWR	=	12	ns
NPCDATASUWR	=	14	ns
NPCADDRHDWR	=	3	ns
NPCCSHDWR	=	0	ns
NPCCTHDWR	=	0	ns
NPCDATAHDWR	=	0	ns

# 4.2.2.3.2 Non-Pipeline Main Memory

NPMWEPW	=	31	n s
NPMADDRSUWR	=	11	ns
NPMCSSUWR	=	20	ns
NPMCTSUWR	=	17	ns
NPMDATASUWR	=	26	ns
NPMADDRHDWR	==	0	ns
NPMCSHDWR	=	0	ns
NPMCTHDWR	=	0	ns
NPMDATAHDWR	=	0	ns

# 4.2.2.3.3 Pipeline Control Ram

		Setup	Test	Hold	Test
PLCCLKACC	=	56	ns	56	ns
PLCLKLOPW	=	36	ns	36	ns
PLCADDRSU	Ξ	13	ns	35	ns
PLCCSSU	=	10	ns	35	ns
PLCCTSU	=	10	ns	35	ns
PLCDATASU	=	14	ns	35	ns
PLCADDRHD	=	35	ns	3	ns
PLCCSHD	=	35	ns	3	ns
PLCCTHD	=	35	ns	3	ns
PLCDATAHD	=	35	ns	0	ns

# 4.2.2.3.4 Pipeline Main Memory

		Setup	Test	Hold	Test
PLMCKLOPW	=	36	ns	36	ns
PLMADDRSU	=	17	ns	35	ns
PLMCSSU	=	10	ns	35	ns
PLMCTSU	=	10	ns	35	ns
PLMDATASU	=	25	ns	35	ns
PLMADDRHD	=	35	ns	3	ns
PLMCSHD	=	35	ns	3	ns
PLMCTHD	=	35	ns	3	ns
PLMDATAHD	=	35	ns	3	ns

#### 5. PROGRAM FUNCTIONAL DESIGN

#### 5.1 CONTINUITY TEST

5.1.1 Definition: This is the D.C. parametric test used to verify electrical continuity between the tester and each device pin.

Colt Test Procedure: Ground all power supplies, all input pins, and all output pins. Connect the Colt PMU to each active device pin, in turn, and force it to source 100 micro-amps of current. This causes a negative voltage at the device pin which should indicate the presence of a body effect diode (i.e. -.5 to -.7 volt drop). Any measurement greater than -0.01 v is considered to indicate a short on the device pin and any measurment less than -1.5 v indicates an open to the device pin. If the test is performed on a handler socket an initial failure will cause the handler socket to open and close and retest the part. A second failure will fail the part. This test is not related to any device specification.

- 5.1.2 Expected Inputs: None
- 5.1.3 Expected Outputs: Formatted listing of each pin in the continuity pin test set (NAME ALL statement), with it's corresponding voltage reading and the pass/fail status.
- 5.1.4 Program Label: CONT
- 5.1.5 Test Group Number: 10

#### 5.2 INPUT LEAKAGE TEST

5.2.1 Definition: The input leakage current into an input when a minimum level 'low' voltage and a maximum level 'high' voltage is applied to that input.

### Colt Test Procedure:

- 5.2.1.1 IiL TEST: With Vcc and Vdd applied to the part, all inputs forced to 5.5 v and Reset pin forced to 0.0 v, each input pin (except DQ's) in turn is disconnected from 5.5 v, connected to the Colt PMU, forced to 0.0 v and the leakage current measured. Leakage current less than -1 micro-amp is considered a failure. Next all DQ's are disconnect from 5.5 v and connected (ganged) to Colt PMU. The PMU is forced to 0.0 v and total DQ leakage current is measured and leakage current less than -1 micro-amp is considered a failure.
- 5.2.1.2 Ii TEST: With Vcc and Vdd applied to the part, all inputs forced to 0.0 v and Reset pin forced to 0.0 v, each input pin (except DQ's) in turn is disconnected from 0.0 v, connected to the Colt PMU, forced to 5.5 v and the leakage current measured. Leakage current greater than 10 micro-amp is considered a failure. Next all DQ's are disconnect from 0.0 v and connected (ganged) to Colt PMU. The PMU is forced to 5.5 v and total DQ leakage current is measured and leakage current greater than 1 micro-amp

is considered a failure.

- 5.2.1.3 IiL TEST (Reset Pin): With Vcc and Vdd applied to the part, CS forced to 0.0 v the reset pin is connected to the Colt PMU, forced to 0.0 v and the leakage current measured. Leakage current less than -10 micro-amp is considered a failure.
- 5.2.1.4 Ii TEST (Reset Pin): With Vcc and Vdd applied to the part, CS forced to 0.0 v the reset pin is connected to the Colt PMU, forced to 5.5 v and the leakage current measured. Leakage current greater than 10 micro-amp is considered a failure.
- 5.2.2 Expected Inputs: None
- 5.2.3 Expected Outputs: Formatted listing of each pin in the input leakage test sets (ADDX, ADDY, CLKS, DQS) with its corresponding current reading and the pass/fail status.
- 5.2.4 Program Label: INLEAK
- 5.2.5 Test Group Numbers: 20, 21, 22
- 5.2.6 Special Note: Testing is not discontinued for leakage failures.

#### 5.3 PARAMETRIC CURRENT TEST

5.3.1 Definition: This is the D.C. parametric test used to verify specification standby and active currents, Icc and Idd.

#### Colt Test Procedure:

- 5.3.1.1 Reset-Pin-Low Test (Standby Current): The part is powered up at Vcc max (5.5 v) and Vdd max (3.6 v) and load resistors are attached to all DQ's. All inputs are forced to level indicated by parametric patterns (PARAPAT). While part is executing continious reset-low patterns using loose timing (GROSST time set), Icc and Idd are measured. Currents of Idd greater than 10 ma Idd greater than 30 ma are considered failures.
- 5.3.1.2 Reset-Pin-High Test (Standby Current): The part is powered up at Vcc max (5.5 v and Vdd max (3.6V) and load resistors are attached to all DQ's. All inputs are forced to level indicated by parametric patterns (PARAPAT). While part is executing continuous reset-high patterns using loose timing (GROSST time set), Icc and Idd are measured. Currents of Idd greater than 10 ma Idd greater than 30 ma are considered failures.
- 5.3.1.3 CS-Low Test (Active Current): The part is powered up at Vcc max (5.5 v) and Vdd max (3.6 v) and load resistors are attached to all DQ's. All inputs are forced to level indicated by parametric patterns (PARAPAT). While part is executing continious CS-low pattern using loose timing (GROSST time set), Icc and Idd are measured. Currents of Idd greater than 10 ma Idd greater than 150 ma

are considered failures.

- 5.3.1.4 Memory-Write Test (Active Current): The part is powered up at Vcc max (5.5 v) and Vdd max (3.6 v) and load resistors are attached to all DQ's. All inputs are forced to level indicated by parametric patterns (PARAPAT). While part is executing continious write checkerboard pattern using loose timing (GROSST time set), Icc and Idd are measured. Currents of Idd greater than 10 ma Idd greater than 150 ma are considered failures.
- 5.3.1.5 Memory-Read Test (Active Current): The part is powered up at Vcc max (5.5 v) and Vdd max (3.6 v) and load resistors are attached to all DQs. All inputs are forced to the level indicated by parametric patterns (PARAPAT). While part is executing continuous read checkerboard pattern using loose timing (GROSST time set). Icc and Idd are measured. Currents of Idd greater than 10 ma Idd greater than 150 ma are considered failures.
- 5.3.2 Expected Inputs: PARAPAT pattern set
- 5.3.3 Expected Outputs: Formatted Listing of the results of DC parametric test with a pass fail status.
- 5.3.4 Program Label: PARAM
- 5.3.5 Test Group Numbers: 30, 31, 32, 33, 34, 35
- 5.3.6 Special Note: Testing is not discontinued for parametric current failures.

#### 5.4 OUTPUT LEAKAGE TEST

#### 5.4.1 Definition:

- 5.4.1.1 VOL Definition: The voltage at an output terminal when the input conditions are such that a low level should exist at the output.
- 5.4.1.2 VOH Definition: The voltage at an output terminal when the input conditions are such that a high level should exist at the output.

Colt Test Procedure: The part is initially tested with the VOLVOH: PAT pattern set using 70 ns access time sets. If parts fail this initial test the VOL-VOH measurements are bypassed and a "MEMORY FAIL VOL-VOH SETUP" is printed on the crt. If the part passes this initial test the VOL-VOH measurements are taken. Each DQ individually is forced to - 8 ma while running the VOL patterns. Measurements for each DQ are stored in a data array. After the VOL measurements the maximum reading is saved for the VOL measurement. Next each DQ individually is forced to 4 ma while running the voh patterns. Measurements for each DQ are stored in a data array. After the voh measurements the minimum reading is saved for the voh measurement.

5.4.2 Expected Inputs: VOLVOH:PAT pattern set

- 5.4.3 Expected Outputs: Formatted listing of the results of the vol-voh test.
- 5.4.4 Program Label: OUTLEAK
- 5.4.5 Test Group Numbers: 40, 41, 42
- 5.4.6 Special Note: Testing is not discontinued for parametric current failures.
- 5.5 NONPIPELINE CONTROL RAM TESTS
  - 5.5.1 Definition: This is the test that verifies the funtionality and speed specification for the Non-pipeline Control Ram operations.

Colt Test Procedure: Three predetermined patterns were used to excercise the device and check for 1.) pipebit stuck high, 2.) functionality, and 3.) funtionality at specified speed. All patterns are run at 5 mhz. The patterns used for functionality at speed have clock edges set 1 ns. faster than specified speed or at specified speed. A failure in any of the three patterns will abort the test with an appropriate fail message. Testing is performed at worst case Vcc and Vdd unless specified otherwise.

- 5.5.2 Expected Inputs: CNRAM: PAT pattern set.
- 5.5.3 Expected outputs: Pattern set ID and pass/fail status.
- 5.5.4 Program Label: CNRAM:TEST
- 5.5.5 Test Group Numbers: 50,51,52
- 5.5.6 Special Note: None

### 5.6 NONPIPELINE MAIN MEMORY TESTS

5.6.1 Definition: This is the test that verifies the functionality and speed specifications for the Non-pipeline memory operation.

Colt Test Procedure: Two predetermined patterns are used to exercise the device and check for functionality and functionality at specified speeds. All patterns are run at 5 mhz. The basic functionality pattern is a read-modify-write pattern. The patterns used for funcitionality at speed have clock edges set 1 ns. faster than specified speed or at specified speed. The patterns used for speed tests are a checkerboard and the parts are sorted into 50 ns, 60 ns, and 70 ns parts. A failure during the functionality tests or the 70 ns speed test will abort the test with an apropriate fail message. A failure during the 60 ns or 50 ns speed test will sort the part according to the fastest speed passed and also give an appropriate message. Testing is performed at worst case Vcc and Vdd unless specified otherwise.

- 5.6.2 Expected Inputs: NPMEM:PAT pattern set.
- 5.6.3 Expected outputs: Pattern set ID and pass/fail status.
- 5.6.4 Program Label: MEM:TEST
- 5.6.5 Test Group Numbers: 60,61
- 5.6.6 Special Note: None

#### 5.7 PIPELINE CONTROL RAM TESTS

5.7.1 Definition: This is the test that verifies the functionality and speed specifications for the Pipeline Control Ram operations.

Colt Test Procedure: Two predetermined patterns are used to exercise the device and check for 1.) conversion to pipeline mode and 2.) functionality and functionality at specified speed. All patterns are run at 5 mhz. The patterns used for functionality at speed have clock edges set 1 ns. faster than specified speed or at specified speed. A failure in either of the two patterns will abort the test with an appropriate fail message. Testing is performed at worst case Vcc and Vdd unless specified otherwise.

- 5.7.2 Expected Inputs: PCNRAM:PAT pattern set.
- 5.7.3 Expected outputs: Pattern set ID and pass/fail status.
- 5.7.4 Program Label: PCNRAM:TEST
- 5.7.5 Test Group Numbers: 70,71,72
- 5.7.6 Special Note: None

#### 5.8 PIPELINE MAIN MEMORY TESTS

5.8.1 Definition: This is the test that verifies the functionality and speed specifications for the Pipeline memory operation.

Colt Test Procedure: Two predetermined patterns are used to exercise the device and check for functionality at specified speeds. All patterns are run at 5 mhz. The basic functionality pattern is a read-modify-write pattern. The patterns used for functionality at speed have clock edges set 1 ns. faster than specified speed or at specified speed. The patterns used for speed tests are a checkerboard and the parts are sorted into 50 ns, 60 ns, and 70 ns parts. A failure during the functionality tests or the 70 ns speed test will abort the test with an appropriate fail message. A failure during the 60 ns or 50 ns speed test will sort the part

according to the fastest speed passed and also give an appropriate message. Testing is performed at worst case Vcc and Vdd unless specified otherwise.

- 5.8.2 Expected Inputs: PLMEM:PAT pattern set.
- 5.8.3 Expected outputs: Pattern set ID and pass/fail status.
- 5.8.4 Program Label: PLMEM:TEST
- 5.8.5 Test Group Numbers: 80,81
- 5.8.6 Special Note: None

### 6. PROGRAM REQUIREMENTS

# 6.1 Requirements Traceability Matrix

*	****	********	***	*****	***	*****	***	*
* * * *		GRAM REQUIREMENTS	* *	DD PARAGRAPH	* *	DRAWI	NG	* * * *
*			*		*	^^^^	^^^	*
^ *	1.	Voh	* *	5.4	* *	TABLE	1	* *
* *	2.	Vol	* *	5.4	* *	TABLE	1	* *
*	3.	Ιi	* *	5.2	* *	TABLE	1	*
*	4.	Iil	* *	5.2	* *	TABLE	1	* *
* *	5.	Icc5	*	5.3	*	TABLE	1	*
* *	6.	Icc3 Idle	* *	5.3	*	TABLE	1	*
*	7.	Icc3 Active	* *	5.3	* *	TABLE	1	*
*	Pine	line Mode Memory Cycle	*		*			*
*	8.	Tasuc	* *	5.8	* *	TABLE	1	*
* *	9.	Tcsuc	* *	5.8	* *	TABLE	1	*
*	10.	Tctc	* *	5.8	* *	TABLE	1	*
*	11.	Tdsuc	* *	5.8	* *	TABLE	1	*
*	12.	Tahc	* *	5.8	* *	TABLE	1	*
*	13.	Tchc	* *	5.8	* *	TABLE	1	*
*	14.	Tcth	* *	5.8	*	TABLE	1	*
*	15.	Tdhc	* *	5.8	*	TABLE	1	*
*	16.	Twpc	*	5.8	*	TABLE	1	*

*	17.	Tdc Dev 01	*	5.8	*	TABLE 1
*	18.	Tdc Dev 02	*	5.8	*	TABLE 1
*	Pipe	eline Mode Control Cycle	*		*	
*	19.	Tasuc	*	5.7	*	TABLE 1
*	20.	Tcsuc	*	5.7	*	TABLE 1
*	21.	Tctc	*	5.7	*	TABLE 1
*	22.	Tdsuc	*	5.7	*	TABLE 1
*	23.	Tahc	*	~ ·	*	TABLE 1
*	2+.	Toho	*		*	
*	25.	Tcth	•		÷ 	TABLE [
*			*	5. <i>:</i>	*	TABLE 1
*	26.	Tdhc	*	5.7	*	TABLE 1
*	27.	Tdc	* *	5.7	*	TABLE 1
*	Non- 28.	pipeline Memory cycle Tdacs	*		*	,
*			*	5.6	* *	TABLE 1
*	29.	Tdaa	*	5.6	*	TABLE 1
*	30.	Tdac	*	5. ύ	×	TABLE 1
*	31.	Tas	*	5.6	*	TABLE 1
* :	32.	Tds	*	5.6	*	TABLE 1 *
*	33.	Tah	*	5.6	*	TABLE 1 *
* * (	34.	Tđh	* *	5.6	*	*
* * 3	35.	Twp	*		*	TABLE 1 *
*			*	5.6	*	TABLE 1 *
× :	86.	Dipeline Control Cycle Tas	*	5.5	*	*TABLE 1
* * 3	37.	Tds	* *	5.5	*	*
* * 3	8.	Tah	*		*	TABLE 1 *
*		Tdh	*	5.5	*	TABLE 1 *
*			* *	5.5	*	TABLE 1 *
* 4 *			* *	5.5	*	TABLE 1 *
* 4 *	1.		* *	5.5	*	TABLE 1 *
4	2.	Tdaa	*	5.5	*	* TABLE 1 *
4	3.	md	* *	5.5	*	* TABLE 1 *
4	4.	M	* *	5.5	*	*
r : * *	****	*****	*		*	TABLE 1 *

## 6.2 Software Test Philosophy

The purpose of the F2189.XXX Test Software is to test the minimum requirements of the SLC2189 device. The software will be executed on a device; at -55, 25, or 125 degrees centigrade; with the COLT III Memory Tester and the DELTA OP2A Environmental Handler. A continuity test is first performed to ensure that there is adequate contact between the device and the test setup. DC parametrics are first performed followed by AC functional tests. Parts are sorted at the handler according to their conformance to the Mil Drawing Specifications.

# 6.3 Program Operating Environment

SOFTWARE	MANUFACTURER	PART NO.	REV.
COLT Test System Programming Language (TSLANG)	Pacific Western		5.0
Final Acceptance Test Program SLC2189			

### 6.4 Hardware Requirements

HARDWARE	MANUFACTURER	PART NO.
Automatic Test Equipment	Pacific Western	COLT III
Environmental Handler	Delta Design, Inc.	DELTA-OP2A
Test Station Interface (TSI)		
Handler Control		

# APPENDIX H

# AC PARAMETRIC TEST RESULTS

Page

Description

H-2 - H-9 AC Parametric Test Results

# APPENDIX H

# AC PARAMETRIC TEST RESULTS

## NONPIPE CONTROL RAM DATA

READ CYCLE	DATA		
(Tdac)	CT1 ACCESS	==	25.5 NS
, ,	CS ACCESS	==	31.25 NS
(Tdaa)	ADD ACCESS	=	24.0 NS
(Tdac)	CT2 ACCESS	=	9.5 NS
(Tdd)	CT1 DISABLE	=	19.75 NS
	CS DISABLE	=	838.0 NS
(Tdd)	CT2 DISABLE	=	21.25 NS
WRITE CYCLI	E DATA		
(Tds)	*WE DATA SETUP	=	7.25 NS
(Tdh)	*WE DATA HOLD	=	-3.0 NS
(Twp)	*WE MIN WIDTH	=	13.5 NS
(Tas)	*WE ADD SETUP	=	-14.25 NS
(Tcs)	*WE CT1 SETUP	*	-21.0 NS
(Tah)	*WE ADD HOLD	=	-6.5 NS
(Tch)		=	10 E MC
(ICII)	*WE CT1 HOLD	_	-18.5 NS

# NONPIPE MAIN MEMORY DATA

## VIL-VIH MEASUREMENTS

	VIL(max)	VIS(min)
ADDRESS LINES	1.216 V	1.595 V
DATA LINES	1.482 V	1.773 V
CONTROL LINES	1.014 V	1.473 V

READ CYCLE	DATA		
(Tdac)	CT2 ACCESS	=	14.0 NS
	CS ACCESS	=	47.25 NS
(Tdaa)	ADD ACCESS	=	45.5 NS
(Tden)	DATA OUTPUT ENABLE		56.25 NS
(Tdd)	CT2 DISABLE	=	18.0 NS
	CS DISABLE	=	28.25 NS
(Tdz)	CS DISABLE	=	24.0 NS
WRITE CYCLI	E DATA		
(Tds)	*WE DATA SETUP	=	19.75 NS
	*CS DATA SETUP	=	19.25 NS
(Tdh)	*WE DATA HOLD	=	-5.0 NS
	*CS DATA HOLD	===	-5.0 NS
(Twp)	*WE MIN WIDTH	-	21.5 NS
•	*CS MIN WIDTH	=	29.0 NS
(Tas)	*WE ADD SETUP	-	-17.5 NS
	*CS ADD SETUP	=	-28.75 NS
(Tah)	*WE ADD HOLD	-	-17.75 NS
	*CS ADD HOLD	-	-17.75 NS
(Tds) (Tdh) (Twp) (Tas)	*WE DATA SETUP  *CS DATA SETUP  *WE DATA HOLD  *CS DATA HOLD  *WE MIN WIDTH  *CS MIN WIDTH  *WE ADD SETUP  *CS ADD SETUP  *WE ADD HOLD	= = =	19.25 NS -5.0 NS -5.0 NS 21.5 NS 29.0 NS -17.5 NS -28.75 NS -17.75 NS

#### PIPELINE CONTROL RAM DATA

```
---READ CYCLE DATA----
                                 = 36.0 NS
              CLK ACCESS
    (Tdc)
              CLK DISABLE
                                 = 18.0 NS
     (Tdhc)
                                 = 15.25 NS
              CLK ADD SETUP
     (Tasuc)
                                = -10.25 \text{ NS}
              CLK ADD HOLD
     (Tahc)
                                 = 19.75 \text{ NS}
              CLK CS SETUP
     (Tcsuc)
                                 = -17.75 NS
              CLK CS HOLD
     (Tchc)
                                    14.5 NS
              CLK CT1 SETUP
     (Tctc)
                                = -10.0 NS
              CLK CT1 HOLD
     (Tcth)
                                 = 12.0 NS
              CLK CT2 SETUP
     (Tctc)
                                    -9.75 NS
              CLK CT2 HOLD
     (Tcth)
  --WRITE CYCLE DATA----
                                = 16.0 NS
     (Tasuc) CLK ADD SETUP
                                  = -9.75 \text{ NS}
              CLK ADD HOLD
     (Tahc)
              CLK CS SETUP
                                = 19.0 NS
     (Tesue)
                                = -18.0 \text{ NS}
              CLK CS HOLD
     (Tchc)
                                = 14.0 NS
              CLK CT1 SETUP
     (Tctc)
              CLK CT1 HOLD
CLK DATA SETUP
                                  = -10.25 \text{ NS}
     (Tcth)
                                     7.25 NS
     (Tdsuc)
                             = -3.0 NS
              CLK DATA HOLD
     (Tdhw)
PIPELINE MAIN MEMORY DATA
----READ CYCLE DATA----
                                  - 49.75 NS
              CLK DATA ACCESS
     (Tdc)
              CLK DATA HOLD
                                  = 13.0 NS
     (Tdhc)
              CLK ADD SETUP
                                  = 15.5 NS
     (Tasuc)
                                  = -9.5 NS
              CLK ADD HOLD
     (Tahc)
                                 = 18.75 NS
              CLK CS SETUP
     (Tesue)
              CLK CS HOLD
                                = -17.5 NS
     (Tchc)
              CLK CT2 SETUP = 11.25 NS

CLK CT2 HOLD = -9.0 NS
     (Tctc)
     (Tcth)
              DATA OUTPUT ENABLE = 18.75 NS
     (Tden)
                                      13.0 NS
               DATA OUTPUT HI-Z =
     (Tdz)
 ----WRITE CYCLE DATA----
                                      1 .75 NS
              CLK ADD SETUP
     (Tasuc)
                                      -9.0 NS
     (Tahc)
               CLK ADD HOLD
                                      19.75 NS
               CLK CS SETUP
     (Tcsuc)
                                 = -17.25 NS
     (Tchc)
               CLK CS HOLD
               CLK DATA SETUP = 17.75 NS CLK DATA HOLD = -4.0 NS
     (Tdsuc)
     (Tdhw)
                                 = 28.25 NS
               CLK LOW TIME
     (Twpc)
```

```
Vcc = 5.0

Vdd = 3.3
```

# TEMP = 0

## NONPIPE CONTROL RAM DATA

READ	CYCLE DATA			
(Tdac)	CT1 ACCESS	=	26.0	NS
	CS ACCESS	200	32.75	NS
(Tdaa)	ADD ACCESS	==	23.25	NS
(Tdac)	CT2 ACCESS	==	8.75	NS
(Tdd)	CT1 DISABLE	==	19.0	NS
	CS DISABLE	==	838.0	NS
(Tdd)	CT2 DISABLE	=	21.0	NS
WRITE	CYCLE DATA			
(Tds)	*WE DATA SETUP	==	7.25	NS
(Tdh)	*WE DATA HOLD	==	-3.0	NS
(Twp)	*WE MIN WIDTH	=	14.0	NS
(Tas)	*WE ADD SETUP	=	-14.75	NS
(Tcs)	*WE CT1 SETUP	==	-20.0	NS
(Tah)	*WE ADD HOLD	=	-6.5	NS
(Tch)	*WE CT1 HOLD	==	-18.0	NS

# NONPIPE MAIN MEMORY DATA VIL-VIH MEASUREMENTS

VIL(max)	VIS(min)
1.31 V	1.661 V
1.569 V	1.839 V
1.021 V	1.539 V
	1.31 V 1.569 V

READ CYCLE	DATA			
(Tdac)	CT2 ACCESS	=	13.5	NS
	CS ACCESS	=	46.25	NS
(Tdaa)	ADD ACCESS	=	43.75	NS
(Tden)	DATA OUTPUT ENABLE	term.	52.0	NS
(Tdd)	CT2 DISABLE	-	18.25	NS
	CS DISABLE	=	29.5	NS
(Tdz)	CS DISABLE	-	24.75	NS
WRITE CYCLE	E DATA			
(Tds)	*WE DATA SETUP	=	19.25	NS
	*CS DATA SETUP	=	19.0	NS
(Tdh)	*WE DATA HOLD	=	-5.0	NS
	*CS DATA HOLD	***	-4.5	NS
(Twp)	*WE MIN WIDTH	31	21.75	NS
	*CS MIN WIDTH	=	23.0	NS
(Tas)	*WE ADD SETUP	-	-16.75	NS
	*CS ADD SETUP	-	-29.75	NS
(Tah)	*WE ADD HOLD	=	-17.75	NS
	*CS ADD HOLD	-	-18.25	NS

```
PIPELINE CONTRAL RAM DATA
                                     35.25 NS
              CLK ACCESS
     (Tdc)
                                     18.25 NS
              CLK DISABLE
     (Tdhc)
                                 = 14.75 NS
     (Tasuc)
              CLK ADD SETUP
                                    -9.75 NS
              CLK ADD HOLD
     (Tahc)
                                 = 20.25 NS
              CLK CS SETUP
     (Tcsuc)
                                 = -19.0 NS
              CLK CS HOLD
     (Tchc)
                                 = 13.25 NS
              CLK CT1 SETUP
     (Tctc)
                                 = -10.5 NS
              CLK CT1 HOLD
     (Tcth)
                                    12.75 NS
     (Tctc)
              CLK CT2 SETUP
                                     -9.75 NS
     (Tcth)
              CLK CT2 HOLD
----WRITE CYCLE DATA----
                                 = 15.0 NS
              CLK ADD SETUP
     (Tasuc)
                                     -9.0 NS
              CLK ADD HOLD
     (Tahc)
                                     19.5 NS
              CLK CS SETUP
     (Tcsuc)
                                = -19.5 NS
     (Tchc)
              CLK CS HOLD
                                = 13.25 NS
     (Tctc)
              CLK CT1 SETUP
                                 = -10.75 \text{ NS}
              CLK CT1 HOLD
     (Tcth)
                                ≈ 7.25 NS
              CLK DATA SETUP
     (Tdsuc)
              CLK DATA HOLD
                                = -3.25 NS
     (Tdhw)
PIPELINE MAIN MEMORY DATA
----READ CYCLE DATA----
                                     44.75 NS
             CLK DATA ACCESS
     (Tdc)
                                    13.5 NS
              CLK DATA HOLD
     (Tdhc)
                                     15.5 NS
              CLK ADD SETUP
     (Tasuc)
                                    -9.5 NS
              CLK ADD HOLD
     (Tahc)
                                  = 19.5 NS
              CLK CS SETUP
     (Tcsuc)
              CLK CS HOLD
                                  = -19.0 NS
     (Tchc)
              CLK CT2 SETUP
                                  = 12.25 NS
     (Tctc)
                            -- -9.75 NS
              CLK CT2 HOLD
     (Tcth)
              DATA OUTPUT ENABLE = 18.0 NS
     (Tden)
     (Tdz)
              DATA OUTPUT HI-Z
                                     13.5 NS
----WRITE CYCLE DATA----
                                     16.0
                                           NS
     (Tasuc)
              CLK ADD SETUP
                                     -9.5
                                           NS
     (Tahc)
              CLK ADD HOLD
                                      20.0 NS
     (Tcsuc)
              CLK CS SETUP
                                = -18.75 \text{ NS}
     (Tchc)
              CLK CS HOLD
              CLK DATA SETUP
                                = 17.25 NS
     (Tdsuc)
              CLK DATA HOLD
                                = -3.75 NS
     (Tdhw)
                                = 29.0 NS
              CLK LOW TIME
     (Twpc)
```

```
Vcc = 5.0
Vdd = 3.3
```

TEMP = 0

# NONPIPE CONTROL RAM DATA

READ CYCLE	E DATA		
(Tdac)	CT1 ACCESS	=	24.75 NS
	CS ACCESS	=	28.5 NS
(Tdaa)	ADD ACCESS	_	23.75 NS
(Tdac)	CT2 ACCESS		9.25 NS
(bbT)	CT1 DISABLE	=	19.0 NS
	CS DISABLE	=	28.5 NS
(Tdd)	CT2 DISABLE	=	19.0 NS
WRITE CYCL	E DATA		17.0 103
(Tds)	*WE DATA SETUP		7.5 NS
(Tdh)	*WE DATA HOLD	=	-3.25 NS
(Twp)	*WE MIN WIDTH	=	
(Tas)	*WE ADD SETUP	_	
(Tcs)	*WE CT1 SETUP		-14.75 NS
(Tah)	*WE ADD HOLD	==	-20.25 NS
(Tch)	*WE CT1 HOLD	=	-6.75 NS
( = 011)	WHE OIL HOLD	=	-17.75 NS

# NONPIPE MAIN MEMORY DATA VIL-VIH MEASUREMENTS

ADDRESS LINDS	VIL(max)	VIS(min)
ADDRESS LINES	0.685 V	1.557 V
DATA LINES	1.397 V	1.736 V
CONTROL LINES	1.021 V	1.539 V

```
----READ CYCLE DATA----
     (Tdac)
               CT2 ACCESS
                                       9.75 NS
               CS ACCESS
                                      44.25 NS
     (Tdaa)
               ADD ACCESS
                                   = 917.0 NS
     (Tden)
               DATA OUTPUT ENABLE = 937.0 NS
     (Tdd)
               CT2 DISABLE = 16.25 NS
               CS DISABLE
                                      26.25 NS
    (Tdz)
              CS DISABLE
                                       22.5 NS
----WRITE CYCLE DATA----
              *WE DATA SETUP
*CS DATA SETUP
*WE DATA HOLD
*CS DATA HOLD
*WE MIN WIDTH
    (Tds)
                                       20.25 NS
                                       19.75 NS
    (Tdh)
                                       -4.75 NS
                                      -4.5 NS
    (Twp)
                                     92.25 NS
              *CS MIN WIDTH
                                      30.75 NS
    (Tas)
              *WE ADD SETUP
                                     22.5 NS
              *CS ADD SETUP
                                 = -19.75 NS
    (Tah)
              *WE ADD HOLD
                                 - 35.5 NS
              *CS ADD HOLD
                                 = -4.25 NS
```

```
PIPELINE CONTROL RAM DATA
               CLK ACCESS
                                    = 35.5 \text{ NS}
     (Tdc)
                                   = 17.0 NS
     (Tdhc)
               CLK DISABLE
               CLK ADD SETUP
                                   = 13.25 \text{ NS}
     (Tasuc)
               CLK ADD HOLD
                                   = -8.5 NS
     (Tahc)
                                    = 16 25 NS
     (Tcsuc)
               CLK CS SETTIP
               CLK CS SETUP = -15.25 NS
CLK CT1 SETUP = 11.75 NS
CLK CT1 HOLD = -8.0 NS
CLK CT2 SETUP = 11.0 NS
CLK CT2 HOLD = -7.75 NS
     (Tchc)
     (Tctc)
     (Tcth)
     (Tctc)
     (Tcth)
----WRITE CYCLE DATA----
               CLK ADD SETUP = 12.5 NS
     (Tasuc)
               CLK ADD HOLD
                                   = -7.75 NS
     (Tahc)
               CLK CS SETUP
                                   = 16.0 \text{ NS}
     (Tcsuc)
                                    = -15.5 NS
               CLK CS HOLD
     (Tchc)
               CLK CT1 SETUP
                                   = 11.25 NS
     (Tctc)
     (Tcth)
               CLK CT1 HOLD
                                       -8.25 NS
               CLK DATA SETUP
                                       7.75 NS
     (Tdsuc)
               CLK DATA HOLD = -3.25 NS
     (Tdhw)
PIPELINE MAIN MEMORY DATA
----READ CYCLE DATA----
               CLK DATA ACCESS
                                         46.5 NS
     (Tdc)
               CLK DATA HOLD
     (Tdhc)
                                        13.0 NS
     (Tasuc)
               CLK ADD SETUP
                                        13.75 NS
               CLK ADD HOLD
     (Tahc)
                                  = -8.0 NS
     (Tcsuc)
               CLK CS SETUP
                                  = 16.0 NS
     (Tchc)
               CLK CS HOLD
                                  = -15.0 NS
               CLK CT2 SETUP = 10.5 NS
CLK CT2 HOLD = -7.25 NS
     (Tctc)
     (Tcth)
                                        -7.25 NS
               DATA OUTPUT ENABLE = 14.75 NS
     (Tden)
               DATA OUTPUT HI-Z = 13.0 NS
     (Tdz)
 ---WRITE CYCLE DATA----
     (Tasuc)
               CLK ADD SETUP
                                       14.0 NS
     (Tahc)
               CLK ADD HOLD
                                        -7.75 NS
     (Tcsuc)
               CLK CS SETUP
                                    = 16.25 NS
     (Tchc)
               CLK CS HOLD
                                  = -15.0 NS
               CLK DATA SETUP = 17.75 NS
CLK DATA HOLD = -3.75 NS
CLK LOW TIME = 27.0 NS
     (Tdsuc)
     (Tdhw)
     (Twpc)
                                        27.0 NS
```

```
Vcc = 5.0
Vdd = 3.3
```

## TEMP = 0

## NONPIPE CONTROL RAM DATA

READ CYCLE	DATA			
(Tdac)	CT1 ACCESS	=	24.5	NS
	CS ACCESS	_	30.25	NS
(Tdaa)	ADD ACCESS	=	22.0	NS
(Tdac)	CT2 ACCESS	=	8.0	NS
(Tdd)	CT1 DISABLE	=	18.0	NS
	CS DISABLE	=	28.75	NS
(Tdd)	CT2 DISABLE	=	18.5	NS
WRITE CYCL	E DATA			
(Tds)	*WE DATA SETUP	_	7.25	NS
(Tdh)	*WE DATA HOLD	=	-3.25	_
(Twp)	*WE MIN WIDTH	_		NS
(Tas)	*WE ADD SETUP	_	_	NS
(Tcs)	*WE CT1 SETUP	_	-20.25	
(Tah)	*WE ADD HOLD	=	-6.5	NS
(Tch)	ALTE OMI HOLD			
(ICII)	*WE CT1 HOLD	=	-17.75	NS

## NONPIPE MAIN MEMORY DATA VIL-VIH MEASUREMENTS

(Tah)

VIL(max)	VIS(min)
1.303 V	1.689 V
1.553 V	1.867 V
1.021 V	1.529 V
	1.303 V 1.553 V

## ----READ CYCLE DATA----(Tdac) CT2 ACCESS = 12.5 NS CS ACCESS = 43.5 NS (Tdaa) ADD ACCESS = 42.5 NS (Tden) DATA OUTPUT ENABLE = 52.25 NS $\begin{array}{lll} \text{CT2 DISABLE} & = & 16.0 \text{ NS} \\ \text{CS DISABLE} & = & 26.5 \text{ NS} \end{array}$ (Tdd) CS DISAL CS DISABLE E DATA---\*WE DATA SETUP \*CS DATA SETUP \*WE DATA HOLD \*CS DATA HOLD \*CS DATA HOLD -4.75 NS \*IN WIDTH -21.25 NS -16.25 NS -16.25 NS -7.5 NS NS (Tdz) ----WRITE CYCLE DATA----(Tds) (Tdh) (Twp) (Tas)

\*WE ADD HOLD

\*CS ADD HOLD

- -17.0 NS

- -17.25 NS

```
PIPELINE CONTRAL RAM DATA
     (Tdc)
              CLK ACCESS
                                  = 34.25 NS
     (Tdhc)
              CLK DISABLE
                                  = 17.0 NS
                                  = 13.25 NS
              CLK ADD SETUP
     (Tasuc)
                                    -9.0 NS
              CLK ADD HOLD
     (Tahc)
                                  = 17.25 NS
              CLK CS SETUP
     (Tcsuc)
                                  = -16.5 NS
              CLK CS HOLD
     (Tchc)
                                  = 13.0 NS
     (Tctc)
              CLK CT1 SETUP
              CLK CT1 HOLD
                                    -8.75 NS
     (Tcth)
     (Tctc)
              CLK CT2 SETUP
                                  = 11.25 NS
              CLK CT2 HOLD
     (Toth)
                                = -8.5 NS
----WRITE CYCLE DATA----
     (Tasuc)
              CLK ADD SETUP
                                  = 13.5 NS
     (Tahc)
              CLK ADD HOLD
                                  = -8.5 NS
     (Tcsuc)
              CLK CS SETUP
                                  = 16.5 NS
              CLK CS HOLD
     (Tchc)
                                = -17.0 \text{ NS}
              CLK CT1 SETUP = 12.5 NS

CLK CT1 HOLD = -9.0 NS

CLK DATA SETUP = 7.75 NS

CLK DATA HOLD = -3.25 NS
    (Tctc)
    (Tcth)
    (Tdsuc)
    (Tdhw)
PIPELINE MAIN MEMORY DATA
----READ CYCLE DATA----
    (Tdc)
              CLK DATA ACCESS
                                 = 43.25 NS
    (Tdhc)
              CLK DATA HOLD
                                 = 13.5 NS
    (Tasuc) CLK ADD SETUP
                                 = 13.25 NS
              CLK ADD HOLD
    (Tahc)
                                 = -8.5 NS
                                    16.25 NS
    (Tcsuc)
              CLK CS SETUP
              CLK CS HOLD
                                 = -16.5 NS
    (Tchc)
    (Tctc)
              CLK CT2 SETUP
                                 = 11.0 NS
    (Tcth)
              CLK CT2 HOLD
                                    -8.25 NS
              DATA OUTPUT ENABLE = 17.25 NS
    (Tden)
              DATA OUTPUT HI-Z = 13.5 NS
    (Tdz)
----WRITE CYCLE DATA----
             CLK ADD SETUP
    (Tasuc)
                                    13.75 NS
    (Tahc)
              CLK ADD HOLD
                                 = -8.5 NS
             CLK CS SETUP
    (Tcsuc)
             = 17.25 NS
    (Tchc)
    (Tdsuc)
    (Tdhw)
```

(Twpc)

## APPENDIX I

## DC PARAMETRIC TEST RESULTS

Page Description

I-2 DC Parametric Test Results

APPENDIX I

## DC PARAMETRIC TEST RESULTS

## INPUT LEAKAGE AT 0 VOLTS

AX1	= 0.032 NA	AY1	= 0.018	NA	CT1 =	0.002 N	A DQ1	= 0.3	194 µа
AX2	= 0.032  NA	AY2	= 0.002	NA	CT2 =	0.002 N	A DQ2	= 0.1	193 μa
AX3	- 0.002 NA	AY3	= 0.022	NA	CS =	-2.048 N			191 "a
AX4	= 0.003  NA	AY4	= 0.002	NA		0.002 N	•		022 μa
AX5	= 0.002  NA				RST =	0.007 N	-		157 μa
AX6	= 0.02 NA						DQ6	= 0.3	l81 μa
AX7	= 0.016  NA						DQ7		021 μa
							DQ8		)2 <sub>µ</sub> a
							,		
INPU	T LEAKAGE AT	VCC							
AX1	= 0.062  NA	AY1	= 0.05	NÀ	CT1 =	0.005 N	A DQ1	= 0.2	292 µa
AX2	= 0.077  NA	AY2	= 0.005	NA	CT2 =	0.005 N	-		293 µa
AX3	= 0.005  NA	AY3	= 0.05	NA	CS =	0.005 N	•		29 μa
AX4	= 0.007 NA	AY4	= 0.005	NA	CLK =	0.003 N			)35 μa
AX5	= 0.005  NA				RST =	0.017 N	•		238 µa
AX6	= 0.026  NA						DQ6		284 µa
AX7	= 0.036  NA						DQ7		)35 µa
							DO8		009 µa
							240	٠.٠	, o , <b>, u</b>
VOL A	AT - 8 MA								
	DQ0	DQ1	DQ2	DO3	DO4	DO5	DQ6	DO 7	DQ8
VOLTS	6 -0.047	-C.047	-0.047	-0.047				-	•
VOH A	AT 4MA							0.077	0.040
	DQ0	DQ1	DQ2	DQ3	DQ4	DQ5	DQ6	DQ7	DQ8
VOLTS	1.003	1.047	1.055	1.077	1.07	1.08	•	1.084	0.987

## APPENDIX J SLC2189 DATA SHEET

Page


Page <u>Description</u>

J-2 - J-15 SLC2189 Data Sheet

## ADVANCE INFORMATION

## SLC2189 8,192-WORD BY 9-BIT STATIC RAM

- Static design eliminates refresh cycles and improves reliability.
- On-chip parity generation and checking logic.
- Built—in write—protection on 1K word boundaries.
  - CPU initiated write-protection
  - DMA initiated write-protection
- Two timing modes:
  - Pipelined (synchronous) operation
  - Conventional (asynchronous) non-pipelined operation
- Full TTL compatibility on all inputs and outputs.
- 32-pad high-density Leadless Ceramic Chip Carrier (LCC) Package.



#### description

The SLC2189 is a single chip memory system containing 72K of SRAM, write protection and parity detection circuitry. This flexible device, along with other members of TI's System Level Component (SLC) family, is designed for use in high-performance military systems. The unique programmable machine cycle architecture of the SLC2189 allows it to be used in applications requiring pipelined operations, conventional discrete read and write type operations, or in systems requiring on-the-fly changes in memory accessing techniques. The SLC2189 employs state-of-the-art NMOS technology for very high speed performance. Static design is used throughout the device to eliminate refresh cycles and to improve system reliability. The device is packaged in a compact 32-pad Leadless Ceramic Chip Carrier with contact spacings on 0.050-inch centers.

The Static Random Access Memory (SRAM) is composed of high speed storage elements organized as an array of 8,192 9-bit words. The 9th bit of each word can be programmed for use as either a data memory bit or as a parity error bit.

A variety of programmable parity generation and checking functions allow system designers to implement sophisticated maintenance, test, error correction and recovery procedures. Parity bits are generated during write operations and are stored as the ninth bit of each word. Parity checking is done during read operations at which time the parity is recalculated and compared to the stored value. A logical 0 on pin D8/PE\_ indicates the detection of a parity error. During pipelined memory operations, the SLC2189 can also be programmed to report parity errors either in the same or subsequent clock cycle.


The write protection circuitry can be programmed to protect individual 1K blocks of memory. Two separate functions are provided to allow either CPU or DMA initiated write protection.

ADVANCE INFORMATION documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.



Copyright © 1986 by Texas instruments incorporated

#### functional block diagram



## operation

The SLC2189 is an SRAM that has been coupled with a dedicated memory controller. The memory controller monitors the control lines for new instructions, interprets them, and then executes a variety of machine cycles and/or device operations. At the beginning of each new machine cycle, control signals CT0-CT2, CS\_ and RST\_ are sampled, decoded, and the device "reconfigured" to implement the new instruction. The various machine cycles are listed in Table 1 along with the control line settings for each.

In addition to the reconfigurable machine cycles, the SLC2189 can be programmed to perform one or more auxiliary memory functions along with its normal read and write operations. These include:

- Set DMA Write Protection on any 1K Block
- Set CPU Write Protection on any 1K Block
- Select Pipelined or Normal Accessing
- Set Same or Next Cycle Parity Reporting
- Set D8/PE\_ Output Buffer to 3-State or Open-Drain Mode
- Read DMA Write Protection Status
- Read CPU Write Protection Status
- Read Memory Accessing Mode
- Read Parity Report Cycle Flag
- Read D8/PE\_ Output Buffer Mode

ADVANCE INFORMATION documents contain Information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to



Copyright @ 1986 by Texas Instruments Incorporated

the address bus (pins A0 . . . A12)

SRAM memory is addressed on lines A0-A12, where A0 is the MSB and A12 is the LSB. Address lines A0-A4 are also used in the programming of the auxiliary memory functions to address the internal configuration and write protection registers.

the data bus (pins D0 . . . D7, & pin D8/PE\_)

The SRAM data bus is composed of signals D0-D7 and D8/PE\_ Signal D8/PE\_ can represent either a ninth data bit or a parity error. In addition, D8/PE\_ has a special output buffer which can be set up as either a 3-state or open-collector device (for use in systems having wire-anded parity reporting schemes).

CONTROL SIGNALS					MACHINE CVC F			
cs_	RST_	СТО	CTI	CT2	MACHINE CYCLE			
×	L	L	X	X	Reset - Pipaline Modes All buffers are disabled, parity and write protection turned off. Three rising edges of (CLK/WE_) required to exit Reset state.			
×	L	Н	X	X	Reset ~ Conventional Mode: All buffers are disabled, parity and write protection turned off. Three rising edges of (CLK/WE_) required to exit Reset state.			
X	н	L	L	L	Halt Cycle: In pipelined mode, A0—A12, CS, CT0—CT2 values are repeated from the previous clock cycle. In conventional mode, or after reset, HALT is treated as a deselect.			
L	н	L	L	н	DMA Memory Write Cycle			
L	н	X	н	L	Memory Read Cycle			
L	н	L	н	н	CPU Memory Write Cycle			
L	н	н	L	L	Auxiliary Function Control Register Read Cycle			
L	н	н	L	н	Auxiliary Function Control Register Write Cycle			
L	н	н	н	н	Memory Write: Override Write—protection			
Н	н	X	X	Н	Deselect			
н	н	X	н	X	Deselect			
н	н	Н	X	×	Deselect			

TABLE 1 SRAM MACHINE CYCLE TYPES

ADVANCE INFORMATION documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.



Copyright © 1986 by Texas Instruments Incorporated

#### auxiliary memory functions

The auxiliary memory functions are selected by setting internal SRAM control registers. The configuration and write protection registers (collectively referred to as the auxiliary function control registers) have discrete internal addresses which can be accessed via the SRAM address bus. Address lines A0-A4 are used for this purpose. A function is selected by placing the auxiliary function control registers into specific logic states. Data bus line D0 passes the control bits to the registers and is also used in answering status requests. (The SRAM does not access data lines D1-D7 or D8/PE\_during programming cycles)

Since data line D0 and address lines A0\_A4 are used for both programming and memory accessing, the SRAM must either be in a READ or WRITE Auxiliary Control Register Machine Cycle to interpret these signals as function selection instructions.

Table 2 lists the addresses of all of the auxiliary function control registers along with the corresponding function. The associated memory functions appear in Table 3.


#### auxiliary function programming

The generic procedure for accessing the auxiliary memory functions is:

- 1) Place the SRAM in either the Read or Write Auxiliary Control Register machine cycle.
- 2) Place the address of the appropriate function control register on address lines A0-A4.
- 3a) If in the write mode, place the appropriate logical 1 or 0 data value on data line D0, or
- 3b) If in the read mode, examine data line D0 for the state of the control register.
- 4) Repeat steps 2 and 3 to set (fetch) additional function control bits.
- 5) Exit from the auxiliary control register read/write cycle.

#### pipelined operations

As Table 3 indicates, the SRAM can be operated in a variety of pipelined configurations. In all of these modes, address and control signals can be overlapped with memory accesses and control operations. When switched into the memory access flow, the pipeline registers latch in the address bus and control line (CT0-CT2 and CS\_) values on each rising edge of signal CLK/WE\_ in a similar manner, a falling edge on signal CLK/WE\_ will enable the data bus output buffers (as is appropriate for the memory cycle and functional configuration). When the "next-cycle" parity reporting functions are selected, a parity pipeline register is switched into the path of signal D8/PE\_ Typical waveforms for the pipelined memory cycle are illustrated in Figure 1.



TEXAS
INSTRUMENTS
POST OFFICE BOX 85567 • DALLAS, "EXAS "5365

MS	MSB LSB		.\$8		MEM. ADD.		
A	A	A	A	A	FUNCTION OF	PROTECTED	BIT
0	1	2	3	4	BIT (#I)	A0 A12	LOCATION
L	L	L	L	L	CPU PROTECT KO	0000-03FF	WRITE PROTECT
L	L	Н	L	L	CPU PROTECT KI	0400-07FF	WRITE PROTECT
L	н	L	L	L	CPU PROTECT K2	0800-0BFF	WRITE PROTECT
L	Н	Н	L	L	CPU PROTECT K3	0C00-0FFF	WRITE PROTECT
н	L	L	L	L	CPU PROTECT K4	1000-13FF	WRITE PROTECT
н	L	н	L	L	CPU PROTECT K5	1400-17FF	WRITE PROTECT
н	Н	L	L	L	CPU PROTECT K6	1800-1BFF	WRITE PROTECT
н	Н	Н	L	L	CPU PROTECT K7	ICOO-IFFF	WRITE PROTECT
L	L	L	L	н	DMA PROTECT KO	0000-03FF	WRITE PROTECT
L	L	H	L	нi	DMA PROTECT KI	0400-07FF	WRITE PROTECT
L	Н	L	L	н ;	DMA PROTECT K2	0800—0BFF	WRITE PROTECT
L	Н	Н	L	H	DMA PROTECT K3	OCOO-OFFF	WRITE PROTECT
н	L	L	L	н	DMA PROTECT K4	1000-13FF	WRITE PROTECT
н	L	۲	L	н.	DMA PROTECT KS	1400-17FF	WRITE PROTECT
н	н	L	L	н.	DMA PROTECT K6	1800-1BFF	WRITE PROTECT
н	Н	۲	L	н	DMA PROTECT KT	IC00-IFFF	WRITE PROTECT
L	L	L	н	L	PIPELINE ENABLE	• •	CONF G. REGISTER
н	L	L	н	L 1	PARITY BIT 1		CONFIG REGISTER
L	Н	L	н	L!	PARITY BIT 2		CONF G. REGISTER
н	Н	X	н	L	RESERVED - NOT USABLE		1
X	X	۲	Н	L	RESERVED - NOT USABLE	_	
X	X	×	Н	н	RESERVED - NOT USABLE	1	
			<b>#</b> 1 ·	- AC	TIVE HIGH FUNCTION	Ţ	

TABLE 2 ADDRESSES OF THE AUXILIARY FUNCTION CONTROL REGISTERS

PPE	PARI	PARO	PARITY	DB, PE	PPELNED
L	L	L ,	None	Three-state	NO
, L	L	н '	Same eyes	Three-state	NO
L	н	L	Same cycle	Open-drein	NO
L	н	н	Same cycle	Thran-state	N.T
н	Ĺ	Ĺ	None	Three-state	~₹ S
н	L	н	Same cycle	Three-state	YE S
н	н	i.	Next cycle	Open -drain	YE S
н	н	H	hext cycle	Three state	YE.S

TABLE 3 DECODED FUNCTIONS FOR THE PIPE-PAR1-PAR2 REGISTER GROUP

ADVANCE INFORMATION documents



Copyright © 1986 by Texas instruments incorporated

#### parity operations

The SLC2189 has parity operations for both conventional and pipelined memory systems (see Table 3). The SRAM flags parity errors by sending a logical 0 over signal D8/PE\_

Since the parity checking operation cannot begin until the data is accessed and stabilizes, system throughput can be seriously affected. For this reason, a parity pipeline register can be switched into the D8/PE\_ signal path to allow error reporting on the subsequent machine cycle ("next-cycle" parity).

#### the D8/PE\_programmable output buffer

The SLC2189 is designed for use in memory systems of any word width. When needed, (as in systems with word widths exceeding 8-bits), the SRAM can be programmed to configure the D8/PE\_ output buffer as an open-drain device during parity operations. The open-drain configuration allows the parity signals from multiple SRAMS to be tied to a single data line and resolves the potential conflict of two or more devices being enabled simultaneously. When this feature is not selected, the output buffer performs like a normal 3-state device.

#### write-protection

The write-protection architecture of the SRAM divides the memory space into eight blocks of 1,024 (1K) words. As Table 2 illustrates, two independent write-protection operations can be performed on each memory block. This scheme facilitates the development of memory systems which must be shared by multiple controllers—such as the popular CPU and DMA configuration—as the controllers can independently reserve their own memory blocks in a shared storage space.

The write-protection operations are initiated during auxiliary function control register WRITE cycles. The address of the auxiliary memory control register for an operation is loaded on the SRAM address bus (see Table 2) and a program bit is placed on data line D0. When a control register is set to one, its memory block becomes write-protected. If a write pulse is blocked, the PV, output is driven low to indicate the attempted violation.

As shown in Table 1, this device also features a special writa-protection override mode which allows high priority system tasks (i.e. memory paging, priority management, error recovery) to gain access to these reserved locations, and free them up for further use

#### protection violation (PV\_)

If a memory controller attempts to write to a protected block, the write operation will be disallowed and the protection violation will be reported as a logical zero on output signal PV. During an auxiliary function READ.WRITE cycle however, the SRAIn drives PV, active to acknowledge that an auxiliary function machine cycle is occurring. In a pipeline mode, a falling edge on CLK/WE, will enable the PV, output buffer. In a conventional operating mode, PV, will only stabilize after input signals do so.

#### machine cycle details

#### the system clock (CLK/WE\_)

The SLC2189 SRAM operates synchronously with respect to the system (or memory) clock. The clock is applied to signal pin CLK/WE...

In the pipelined mode, the hising edge of the system clock is used to load machine cycle control signals CS<sub>+</sub> CT0-CT2, and the contents of the address bus into the pipeline registers. The same clock transition also controls the writing of data into the memory array and the programmation of the auxiliary function control registers. The falling edge of the system clock enables the output buffers, and D8/PE<sub>+</sub> and PV<sub>+</sub> when appropriate.

Figures 1 through 4 illustrate the installationships between the various machine cycles and the system clock

#### bus collision avoidance technique (BCAT)

In the pipeline mode the SRAM has a 3-state enable feature that virtually eliminates output signal contention with other IC's. Unless the SRAM is in a Half cycle, outputs are all 3-stated when CLK/WE\_ is high. Outputs are enabled only when CLK/WE\_ is low. During a Half Cycle, outputs are allowed to be enabled when CLK/WE\_ is high.

#### BCAT OUTPUT-STATE SUMMARY

CONTROL SIGNALS	CLK	SRAM OUTPUTS
Non-Halt	0	Can Enable
Non-Halt	1	All 3-State
Halt	0	Can Enable
Halt	1	Can Enable

#### halt cycle

The halt cycle is primarily used in system debugging and in fault tolerent computing applications. In the pipeline mode, a "halt" causes the SRAM to repeal the previous machine cycle until a non-halt type instruction is placed on SRAM machine cycle control lines (CT0-CT2). System designers are cautioned to be aware of the fact that if the SRAM was in a write cycle prior to receiving the halt instruction, anything appearing on the data bus prior to the cancellation of the halt will be written to memory. If the previous cycle was a read cycle, normal BCAT operation is suspended and the outputs remain active while CLK/WE, is high

If a halt instruction is received by the SRAM while it is in the conventional mode, the device is c. selected

TEXAS
INSTRUMENTS
POST OFFICE BOX 65567 • DALLA, 15X65 15X65

Copyright © 1986 by Texas instruments incorporated

#### reset (RST\_)

The SRAM goes into a reset mode when the RST\_signal goes low. Normal operations end, and all output buffers are asynchronously disabled. The 'reset' sets an internal counter which prevents escape until three rising edges are detected on CLK/WE\_ after RST\_ goes high. Control registers are set ar shown in Table 4. The RST\_ line overrides all other inputs. RST\_ is the only asynchronous signal in both pipelined and conventional modes.

BIT	STATE AFTER RESET	FUNCTION
CPUWP0-7	O (not protected)	CPU protection bits
DMAWP0-7	0 (not protected)	DMA protection bits
PIPE	CT0	Pipeline control
PAR0	0 (No Parity)	Parity Control 0
PARI	0 (No Parity)	Parity Control 1

## TABLE 4 RESET STATES FOR THE AUXILIARY CONTROL REGISTERS

#### pipeline/conventional selection at reset

When the RST\_ signal goes high, the value on machine cycle control line CTO is examined so that the SRAM can "wake up" in either a conventional or pipelined mode. If a logical zero is detected, the SRAM will start up in the pipeline mode. If a logical one is detected, the SRAM will start up in the conventional mode. Table 5 contains the set—up and hold requirements necessary so that signal CTO triggers this restart operation.

						_
İ	PARAMETER	1				
		MIN	TYP	MAX	UNIT	1
tre	CTO Setup before rising edge of RST_		9	Ţ	ns	
trh	CTO Hold after rising edge of RST_	-	0	ļ	ns ns	

TABLE 5 RESET TIMING VALUES

#### chip select (CS\_)

The SRAM is 'selected' as long as a logical zero is applied to signal path CS... In the pipelined mode. CS. is only sampled on the rising edge of CLK/WE... Once sampled, it may change state without affecting the remainder of the selected operation. In the case of pipelined 'next-cycle" parity operations, if CS. is low at the beginning of a read cycle, the parity error signal will be generated during the "next-cycle", regardless of any subsequent changes on CS... Thus, the operation completes its normal duty cycle.

ADVANCE INFORMATION documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.



Copyright © 1986 by Texas instruments incorporated




Figure 1 PIPELINED MEMORY CYCLE WAVEFORMS

	PARAMETER	MIN	TYPS	MAX	UNIT
tASUC	Address setup time before rising clock edge.		7		ns
<sup>1</sup> AHC	Address hold time after rising clock edge	-	0		718
tcsuc	Chip select setup time before dock		5		ns
t <sub>CHC</sub>	Chip select hold time after clock	-	0		ns
† <sub>DC</sub>	Data access time following clock		40		ns
t <sub>DHC</sub>	Valid data held after clock edge		4		ns
tosuc	Data setup time before rising clock edge		13		Na
tDHW	Data hold time on write pulse	-	0		Re .
toz	Data output to high impedance after read		5	1	ns
t <sub>DEN</sub>	Data output enable after falling clock edge		20	İ	ns
twec	Clock low time during write		22		ns
tec	Parity error access time after rising clock		50	1	ns
teva	PV_ access time after rising clock edge		23	ł :	ns
tctc	CT setup before ICLK/WE_ (except HALT Cmd)		5	i	ns
†CTCH	CT setup before ICLK/WE_ (HALT Cmd Only)		14		ne
t <sub>CTH</sub>	CT hold time after ICLK/WE_ (All Cmds)	_	0	į	ns ns

§ Typical values are at VCCI = 5 V, VCC2 = 3.3 V, GND = 0 V and  $T_A$  = 25°C

TABLE 6 MEMORY CYCLE TIMING REQUIREMENTS - PIPELINED MODE

ADVANCE INFORMATION documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

TEXAS
INSTRUMENTS
POST OFFICE BOX 85543 • DALLAS, TEXAS 15365

Copyright © 1986 by Texas Instruments Incorporated

PARAMETER	FROM	το	NOTE	MIN	TYP	MAX	UNIT
	CLK1	Valid Data on DO-DB/PE_	L S		40		
t <sub>p</sub>	ant	H-Z on D0-D8/PE_	1		5		_ №
` <b>,</b>	ant	D8/PE	L 3		40		]
	aux1	De/PE_	1,4		50		]
	a_kt	PV_			23		1
	axi	DO-D8/PE_	2		20		me

Notes: L. The duration of the High Clock state must be less than tp.

- 2. The logic levels on the data lines must be constant while the output buffers are enabled.
- 1. When D8/PE\_ is used as a data bit.
- 4. When DB/PE\_ is used as a same cycle parity bit.

TABLE 7 SRAM SWITCHING CHARACTERISTICS - PIPELINED MODE

PARAMETER	FROM	то	MEN	TYP	MAX	UNIT
	A0-A12	מאז		7		
	CS_	ואדס		5		i
tsu	DO-08/PE_	CLK1		13		D3
	CTO-CT2	and .		н		ĺ
	anu.	A0-A12		0		
t <sub>h</sub>	аxı	CS_		٥		ĺ
	ам	D0-D8/PE_		0		ПЭ
	Q.KI	CT0-CT2		0		1

TABLE 8 SRAM SETUP REQUIREMENTS - PIPELINED MODE




Figure 2 CONTROL REGISTER PROGRAMMING WAVEFORMS




Figure 3 CONVENTIONAL MEMORY CYCLE WAVEFORMS

	PARAMETER	MIN	MIN TYPS M		
<sup>t</sup> DAC	Read Cycle Data Access from CT select	<del> </del>	27		ns
<sup>t</sup> DAA	Read Cycle Data Access from Address Select	[	45		ne
too	Reed Cycle Valid Data Held after CT change	İ	9		ns
t <sub>DH</sub>	Data Hold after rising Write Pulse edge	-	0		na na
tos	Data Setup before rising Write Pulse adga	1	13	}	ns.
twp	Write Pulse Width	14			ne
t <sub>PA</sub>	PV_ access after Address		-	[ ]	กร
tPC	PV_ access after CT	1	-		ns
tpv	Parity Valid after Data Valid		-	!	ns ns
t <sub>PD</sub>	Parity invalid after CT Change		-	j	ns.
t <sub>A5</sub>	Address Setup Before Write Pulse		-		ns
1 <sub>AH</sub>	Address Hold after Write Puise	-	0	)	ns
tcs	CT Setup before Write Pulse	-		ļ	ne .
tcH	CT Hold after Write Pulse	-	0	į.	ns
1DEN	Data Output Enable Time	1	22	,	ns ns
107	Deta Output Disable Time	1	18	ļ	ns
tPZ	Parity to HI-Z after CT Change	İ	18		ns
DACS.	Read Cycle Deta Access from CS Valid		43	-	ns

§ Typical values are at VCC1 = 5 V, VCC2 = 3.3 V, QND = 0 V and  $T_A$  = 25°C.

TABLE 9 MEMORY CYCLE TIMING REQUIREMENTS - COPVENTIONAL MODE

ADVANCE INFORMATION documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.



Copyright © 1986 by Texas Instruments incorporated




Figure 4 CONVENTIONAL CONTROL REGISTER PROGRAMMING WAVEFORMS

## absolute maximum ratings over operating free-air temperature

Supply voltage V <sub>CC1</sub>	5.5 V
Supply voltage V <sub>CC2</sub>	3.6 V
Power dissipation (active)	mW
(stand by)	m₩
Operating case temperature range, To	125 ° C
Storage temperature range65°C to	150° C



#### recommended operating conditions

	MEN	TYP	MAX	UNT
Supply voltage, V <sub>CC1</sub>	4.5	5.0	5.5	v
Supply voltage, V <sub>CC2</sub>	3.0	3.3	3.6	٧
Supply voltage, GND		0.0		٧
High-level input voltage, V <sub>IH</sub>	2.0		_	٧
Low-level input voltage, V <sub>IL</sub>	-		0.8	٧
Maximum cycle time, to			-	ns
Operating free-air temperature, TA	55			•c
Operating case temperature, TC			125	•c


#### electrical characteristics

PARAMETER		TEST CONDITIONS		MEN	TYPI	MAX	UNIT	
VIH	High-level input	roltage			-	1.8		V
VIL	Low-level Input	voltage				10		٧
VIK	input clamp volta	Q#	VCC - MIN, I.	≈ -18 mA			-	V
∨он	OH High-level output voltage		VCC = MIN, √ 1OH = -4.0 mA	iH = 2 ∨	-	2.7		v
VOL	Low-level output voltage		VCC = MIN, V	IH = 2 V		0.3	_	٧
<sup>1</sup> OZH	Off-state output	1	VCC = MAX, V VO = 2.4 V	IH = 2 V		_	_	цA
loz <u>ı</u>	Off-state output current low-level voltage applied		V <sub>CC</sub> = MAX, V V <sub>O</sub> = 0.5 V	IH = 2 ∨		_	<del>-</del>	uA.
ij	Input current at meximum input voltage		VCC - MAX, V	; = 5.5 ∨		1	_	u A
ΙΗ	High-level input current		VCC - MAX V	= 27 V		1	-	UA
':L	Low-level Input current		VCC - MAX V	- 0.0 V	1	-1		uA
ICCI	Supply current		VCC - MAX			6		mA
ICC2	Supply current	Active	VCC - MAX		1 -	140	-	mA
		Standby	VCC - MAX			15		mA

mechanical data

## 32 PAD LEADLESS CERAMIC CHIP CARRIER PACKAGE (LCC)

This hermetically sealed chip carrier package has a three-layer ceramic base with a metal (id and braze seal. This package is intended for surface mounting on solder pads on 0.050-inch centers.



ADVANCE INFORMATION documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.



## APPENDIX K

## DISTRIBUTION LIST

PAGE DESCRIPTION

K1-K5 DISTRIBUTION LIST

## ELECTRONICS TECHNOLOGY AND DEVICES LABORATORY MANDATORY DISTRIBUTION LIST CONTRACT OR IN-HOUSE TECHNICAL REPORTS

Defense Technical Information Center\* ATTN: DTIC-FDAC

Cameron Station (Bldg 5) Alexandria, VA 22304-6145 (\*Note to Contractor: Two
 copies for DTIC will be
 sent from STINFO Office,
 Fort Monmouth, NJ)

Director
US Army Material Systems Analysis Actv
ATTN: DRXSY-MP
Abderdeen Proving Ground, MD 21005

Commander, AMC
ATTN: AMCDE-SC
5001 Eisenhower Ave.
Alexandria, VA 22333-0001

Commander, LABCOM ATTN: AMSLC-CG, CD, CS (In turn) 2800 Powder Mill Road Adelphi, MD 20783-1145

Commander, LABCOM ATTN: AMSLC-CT 2800 Powder Mill Road Adelphi, MD 20783-1145

Commander,
US Army Laboratory Command
Fort Mcnmouth, NJ 07703-5000
1 - SLCET-DD
2 - SLCET-DT (M. Howard)
1 - SLCET-DB
35 - Originating Office

Commander, CECOM
R&D Technical Library
Fort Monmouth, NJ 07703-5000
1 - ASQNC-ELC-I-T (Tech Library)
3 - ASONC-ELC-I-T (STINFO)

Advisory Group on Electron Devices 201 Varick Street, 9th Floor New York, NY 10014-4877

## ELECTRONICS TECHNOLOGY AND DEVICES LABORATORY SUPPLEMENTAL CONTRACT DISTRIBUTION LIST (ELECTIVE)

Director Naval Research Laboratory ATTN: CODE 2627 Washington, DC 20375-5000

CDR, PM JTFUSION ATTN: JTF 1500 Planning Research Drive McLean, VA 22102

Rome Air Development Center ATTN: Documents Library (TILD) Griffiss AFB, NY 13441

Deputy for Science & Technology Office, Asst Sec Army (R&D) Washington, DC 20310

HDQ (DAMA-ARZ-D/Dr. F.D. Verderame) WAshington, DC 20310

Dir, Electronic Warfare/Reconnaissance Surveillance and Target Acquisition Ctr ATTN: AMSEL-EW-D Fort Monmouth, NJ 07703-5000

Dir, Reconnaissance Surveillance and Target Acquistion Systems Directorate ATTN: AMSEL-EW-DR Fort Monmouth, NJ 07703-5000

Cdr, Marine Corps Liaison Office ATTN: AMSEL-LN-MC Fort Monmouth, NJ 07703-5000

Dir, US Army Signals Warfare Ctr ATTN: AMSEL-SW-OS Vint Hill Farms Station Warrentown, VA 22186-5100

Dir, Night Vision & Electro-Optics Ctr CECOM ATTN: AMSEL-NV-D Fort Belvoir, VA 22060-5677

Cdr, Atmospheric Sciences Lab LABCOM ATTN: SLCAS-SY-S White Sands Missile Range, NM 88002

# ELECTRONICS TECHNOLOGY AND DEVICES LABORATORY SUPPLEMENTAL CONTRACT DISTRIBUTION LIST (ELECTIVE)

Cdr, Harry Diamond Laboratories ATTN: SLCHD-CO, TD (In turn) 2800 Powder Mill Road Adelphi, MD 20783-1145

RADC/RBRE

ATTN: Patricia Speicher Griffiss Air Force Base New York 13441

AFWAL/AQADE-2 Wright-Patterson Air Force Base ATTN: Al Tewksbury Olio 45433

NAC 6000 E. 21st Street ATTN: James Peters Indianapolis, IN 46218

Lockheed Missiles & Space Company, Inc. Advanced Product Development 1111 Lockheed Way ATTN: Mr. Rodolfa Bautista Sunnyvale, CA 94086

AFWAL/MLPO Wright-Patterson Air Force Base ATTN: Tony Bumbalough Ohio 45433

NOSC Code 5511 271 Catalina Blvd ATTN: W. Dean McKee San Diego, CA 92152

Raytheon Company Mail Slot 125, PO Box 360 ATTN: Mr. Mark Whatley Portsmouth, RI 02871

Harris Corporation Gov't Aerospace Systems Div ATTN: Deborah Murphy-Powers P.O. Box 9400 Melbourne, FL 32902

Martin-Marietta Corp ATTN: G. Plite P.O. Box 5837 MOP 184 Orlando, FL 32855

## ELECTRONICS TECHNOLOGY AND DEVICES LABORATORY SUPPLEMENTAL CONTRACT DISTRIBUTION LIST (ELECTIVE)

Hughes Aircraft Corp P.O. Box H 500 Superior Avenue Industrial Electronics Group ATTN: Stan Stuhlbarg Newport Beach, CA 92658-8903

Interamics, Inc. 11391 Sorrento Valley Road ATTN: Pradep Gandhi San Diego, CA 92121

IBM, Inc. Federal Systems Division Code 0306 ATTN: R. Stettinius Owego, NY 13827

MCC 3500 West Balcones Center Drive ATTN: Marshall Andrews Austin, TX 78759-6509

3M Corp Electric Products Division 11705 Research Blvd. P.O. Box 2963 ATTN: Bruce Parizek Austin, TX 78769-2963

TRW Systems ATTN: Dr. T.A. Zimmerman One Space Park Bldg M5/1432 Redondo Beach, CA 90278

TRW
ATTN: M. Salmone
One Space Park
Redondo Beach, CA 90278

Honeywell ATTN: R. Spielbergen 12001 State Highway 55 Plymouth, MN 55441-4799

General Ceramics ATTN: R. Sisolak 2780 Coronado AVe. Anaheim, CA 92806

\_*I*